- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370461 > HD404848H (Hitachi,Ltd.) RELAY SOCKET PDF資料下載
參數(shù)資料
| 型號： | HD404848H |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | RELAY SOCKET |
| 中文描述： | 4位單片機 |
| 文件頁數(shù)： | 35/125頁 |
| 文件大小： | 471K |
| 代理商： | HD404848H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁
HD404849 Series
35
The CPU instruction execution speed can be selected as 244
μ
s or 122
μ
s by setting bit 2 (SSR2) of the
system clock select register (SSR: $029). Note that the SSR2 value must be changed in active mode. If the
value is changed in subactive mode, the MCU may malfunction.
When the STOP or SBY instruction is executed in subactive mode, the MCU enters either watch or active
mode, depending on the statuses of the low speed on flag (LSON: $020, bit 0) and the direct transfer on
flag (DTON: $020, bit 3).
Interrupt Frame:
In watch and subactive modes,
φ
CLK
is applied to timer A and the
INT
0
circuit. Prescaler
W and timer A operate as the time-base and generate the timing clock for the interrupt frame. Three
interrupt frame lengths (T) can be selected by setting the miscellaneous register (MIS: $00C) (figure 18).
In watch and subactive modes, a timer-A/
INT
0
interrupt is generated synchronously with the interrupt
frame. An interrupt request is generated synchronously with an interrupt strobe except during transition to
active mode. The falling edge of the
INT
0
signal is input asynchronously with the interrupt frame timing,
but it is regarded as input synchronously with the second interrupt strobe clock after the falling edge. An
overflow and interrupt request in timer A is generated synchronously with the interrupt strobe.
Direct Transition from Subactive Mode to Active Mode:
Available by controlling the direct transfer on
flag (DTON: $020, bit 3) and the low speed on flag (LSON: $020, bit 0). The procedures are described
below:
Set LSON to 0 and DTON to 1 in subactive mode.
Execute the STOP or SBY instruction.
The MCU automatically enters active mode from subactive mode after waiting for the MCU internal
processing time and oscillation stabilization time (figure 19).
Notes: 1. The DTON flag ($020, bit 3) can be set only in subactive mode. It is always reset in active
mode.
2. The transition time (T
D
) from subactive mode to active mode:
t
RC
< T
D
< T + t
RC
Subactive mode
Interrupt strobe
Direct transfer
completion timing
MCU internal
processing period
Oscillation
stabilization
time
Active mode
T
t
RC
T:
t :
STOP/SBY instruction execution
(Set LSON = 0, DTON = 1)
Interrupt frame length
Oscillation stabilization period
Figure 19 Direct Transition Timing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HD404848TF | PLASTIC-GRIP |
| HD404849 | TERMINAL |
| HD404849FS | TERMINAL |
| HD404849H | SPLICE |
| HD404849TF | TERMINAL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HD404848TF | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:4-Bit Single-Chip Microcomputer |
| HD404849 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:4-Bit Single-Chip Microcomputer |
| HD404849FS | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:4-Bit Single-Chip Microcomputer |
| HD404849H | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:4-Bit Single-Chip Microcomputer |
| HD404849SERIES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。