- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370459 > HD404612H (Hitachi,Ltd.) 4-Bit Single-Chip Microcomputer PDF資料下載
參數(shù)資料
| 型號： | HD404612H |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | 4-Bit Single-Chip Microcomputer |
| 中文描述： | 4位單片機 |
| 文件頁數(shù)： | 54/89頁 |
| 文件大小： | 358K |
| 代理商： | HD404612H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁當前第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁
HD404618 Series
54
During transmission, the input of eight clocks or the execution of the STS instruction sets the octal counter
to 000, and the serial interface enters transmit clock wait state. If the state changes from transmit to another
state, the serial interrupt request flag is set by the octal counter reaching 000.
octal counter = 000
transmit clock disabled
STS instruction wait state
Transmit clock
8 transmit clocks (external clock)
STS instruction
(IFS 1)
(octal counter = 000)
Transmit clock wait state
Transfer state
(octal counter 000)
SMRwt
SSntuto
8tasmtcok itra
cok
(FS 1
←
(FS 1
←
Figure 33 Serial Interface Mode Transitions
In this state, if the internal clock has been selected, the transmit clock is output in answer to the execution
of the STS instruction, but serial transmission is inhibited after the eighth clock is output.
If port mode register A (PMRA) is written to in transmit clock wait state or during transmission, the serial
mode register (SMR) must be written to, to initialize the serial interface. The serial interface then enters
STS wait state.
If the serial interface shifts from transfer state to another state, the octal counter returns to 000, setting the
serial interrupt request flag.
Transmit Clock Error Detection:
The serial interface will malfunction if a spurious pulse caused by
external noise conflicts with a normal transmit clock during transmission. A transmit clock error of this
type can be detected as shown in figure 34.
If more than eight transmit clocks are input in transmit clock wait state, the serial interface state changes to
transfer, transmit clock wait, then back to transfer.
If the serial interface is set to STS wait state by writing data to the SMR after the serial interrupt request
flag has been reset, the flag is set again.
相關PDF資料 |
PDF描述 |
|---|---|
| HD404612TF | 4-Bit Single-Chip Microcomputer |
| HD404614 | 4-Bit Single-Chip Microcomputer |
| HD404614FS | 4-Bit Single-Chip Microcomputer |
| HD404614H | 4-Bit Single-Chip Microcomputer |
| HD404614TF | 4-Bit Single-Chip Microcomputer |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HD404612TF | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:4-Bit Single-Chip Microcomputer |
| HD404614 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:4-Bit Single-Chip Microcomputer |
| HD404614FS | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:4-Bit Single-Chip Microcomputer |
| HD404614H | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:4-Bit Single-Chip Microcomputer |
| HD404614TF | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:4-Bit Single-Chip Microcomputer |
發(fā)布緊急采購，3分鐘左右您將得到回復。