- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371789 > HD-6408 (Intersil Corporation) CMOS Asynchronous Serial Manchester Adapter (ASMA) PDF資料下載
參數(shù)資料
| 型號： | HD-6408 |
| 廠商： | Intersil Corporation |
| 英文描述： | CMOS Asynchronous Serial Manchester Adapter (ASMA) |
| 中文描述： | 曼徹斯特的CMOS異步串行適配器（財(cái)產(chǎn)安全管理） |
| 文件頁數(shù)： | 5/11頁 |
| 文件大?。?/td> | 57K |
| 代理商： | HD-6408 |
5-5
Decoder Operation
The Decoder requires a single clock with a frequency of 12
times the desired data rate applied at the DClock input. The
Manchester II coded data can be presented to the Decoder
in one of two ways. The BOI and BZI inputs will accept data
from a differential output comparator. The UDI input can only
accept noninverted Manchester II coded data (e.g. from
BOO of an Encoder through an inverter to UDI).
The Decoder is free running and continuously monitors its
data input lines for a valid sync character and two valid
Manchester data bits to start an output cycle. When a valid
sync is recognized (1), the type of sync is indicated by the
CDS output. If the sync character was a command, this out-
put will go high (2) and remain high for sixteen DSC periods
(3), otherwise it will remain low. The TD output will go high
and remain high (2) - (3) while the Decoder is transmitting
the decoded data through SDO.
The decoded data available at SDO is in a NRZ format. The
DSC is provided so that the decoded bits can be shifted into
an external register on every low-to-high transition of this
clock (2) - (3). Note that DECODER SHIFT CLOCK may
adjust its phase up until the time that TAKE DATA goes high.
After all sixteen decoded bits have been transmitted (3) the
data is checked for odd parity. A high on VW output (4) indi-
cates a successful reception of a word without any
Manchester or parity errors. At this time the Decoder is look-
ing for a new sync character to start another output
sequence. VALID WORD will go low approximately 20
DECODER SHIFT CLOCK periods after it goes high if not
reset low sooner by a valid sync and two valid Manchester
bits as shown (1).
At any time in the above sequence a high input on DR during
a low-to-high transition of DSC will abort transmission and ini-
tialize the Decoder to start looking for a new sync character.
2ND HALF
1ST HALF
0
1
2
3
4
5
6
7
8
16
17
18
19
SYNC
SYNC
15
15
14
13
12
11
10
14
13
12
11
10
2
1
0
P
2
1
0
P
15
14
13
12
4
3
2
1
0
VW
SDO
CDS
TD
BZI
BOI
DSC
TIMING
FROM PREVIOUS RECEPTION
UNDEFINED
2
1
3
4
HD-6408
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HD14066BG | SPST Analog Switch |
| HD14066BP | SPST Analog Switch |
| HD146818AFP | Real-Time Clock |
| HD146818AP | Real-Time Clock |
| HD146818FP | Real-Time Clock |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HD-6408_06 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Asynchronous Serial Manchester Adapter (ASMA) |
| HD6409 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Manchester Encoder-Decoder |
| HD-6409 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Manchester Encoder-Decoder |
| HD-6409/883 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Manchester Encoder-Decoder |
| HD-6409_05 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Manchester Encoder-Decoder |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。