- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370451 > HCPL-5300 Intelligent Power Module and Gate Drive Interface Hermetically Sealed Optocouplers(密封，低IF，寬電壓，邏輯門光耦合器) PDF資料下載
參數(shù)資料
| 型號： | HCPL-5300 |
| 英文描述： | Intelligent Power Module and Gate Drive Interface Hermetically Sealed Optocouplers(密封，低IF，寬電壓，邏輯門光耦合器) |
| 中文描述： | 智能功率模塊和門極驅動光耦合器接口氣密密封（密封，低中頻，寬電壓，邏輯門光耦合器） |
| 文件頁數(shù)： | 9/16頁 |
| 文件大?。?/td> | 261K |
| 代理商： | HCPL-5300 |
9
common mode failure will occur.
Even if the LED momentarily
turns on, the 100 pF capacitor
from pins 6-5 will keep the
output from dipping below the
threshold. The recommended
LED drive circuit (Figure 13)
provides about 10 V of margin
between the lowest optocoupler
output voltage and a 3 V IPM
threshold during a 10 kV/
μ
s
transient with V
CM
= 1000 V.
Additional margin can be
obtained by adding a diode in
parallel with the resistor, as
shown by the dashed line connec-
tion in Figure 18, to clamp the
voltage across the LED below
V
F(OFF)
.
Since the open collector drive
circuit, shown in Figure 19,
cannot keep the LED off during a
+dV
CM/dt
transient, it is not
desirable for applications
requiring ultra high CMR
H
performance. Figure 20 is the AC
equivalent circuit for Figure 16
during common mode transients.
Essentially all the current flowing
through C
LEDN
during a +dV
CM/dt
transient must be supplied by the
LED. CMR
H
failures can occur at
dv/dt rates where the current
through the LED and C
LEDN
exceeds the input threshold.
Figure 21 is an alternative drive
circuit which does achieve ultra
high CMR performance by
shunting the LED in the off state.
IPM Dead Time and
Propagation Delay
Specifications
These devices include a
Propagation Delay Difference
specification intended to help
designers minimize “dead time” in
their power inverter designs.
Dead time is the time period
during which both the high and
low side power transistors (Q1
and Q2 in Figure 22) are off. Any
overlap in Q1 and Q2 conduction
will result in large currents
flowing through the power
devices between the high and low
voltage motor rails.
To minimize dead time the
designer must consider the
propagation delay characteristics
of the optocoupler as well as the
characteristics of the IPM IGBT
gate drive circuit. Considering
only the delay characteristics of
the optocoupler (the character-
istics of the IPM IGBT gate drive
circuit can be analyzed in the
same way) it is important to
know the minimum and maximum
turn-on (t
PHL
) and turn-off (t
PLH
)
propagation delay specifications,
preferably over the desired
operating temperature range.
The limiting case of zero dead
time occurs when the input to Q1
turns off at the same time that the
input to Q2 turns on. This case
determines the minimum delay
between LED1 turn-off and LED2
turn-on, which is related to the
worst case optocoupler propaga-
tion delay waveforms, as shown
in Figure 23. A minimum dead
time of zero is achieved in Figure
23 when the signal to turn on
LED2 is delayed by (t
PLH max
-
t
PHL min
) from the LED1 turn off.
This delay is the maximum value
for the propagation delay
difference specification which is
specified at 500 ns for the
HCPL-530X over an operating
temperature range of -55
°
C to
+125
°
C.
Delaying the LED signal by the
maximum propagation delay
difference ensures that the mini-
mum dead time is zero, but it
does not tell a designer what the
maximum dead time will be. The
maximum dead time occurs in the
highly unlikely case where one
optocoupler with the fastest t
PLH
and another with the slowest t
PHL
are in the same inverter leg. The
maximum dead time in this case
becomes the sum of the spread in
the t
PLH
and t
PHL
propagation
delays as shown in Figure 24. The
maximum dead time is also
equivalent to the difference
between the maximum and
minimum propagation delay
difference specifications. The
maximum dead time (due to the
optocouplers) for the HCPL-530X
is 670 ns (= 500 ns - (-170 ns))
over an operating temperature
range of -55
°
C to +125
°
C.
相關PDF資料 |
PDF描述 |
|---|---|
| HCPL-5401 | Hermetically Sealed, Very High Speed Logic Gate Optocoupler(密封，高速，邏輯門光耦合器) |
| HCPL-540K | Hermetically Sealed, Very High Speed Logic Gate Optocoupler(密封，高速，邏輯門光耦合器) |
| HCPL-543K | Hermetically Sealed, Very High Speed Logic Gate Optocoupler(密封，高速，邏輯門光耦合器) |
| HCPL-643K | Hermetically Sealed, Very High Speed Logic Gate Optocoupler(密封，高速，邏輯門光耦合器) |
| HCPL-5431 | Hermetically Sealed, Very High Speed Logic Gate Optocoupler(密封，高速，邏輯門光耦合器) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HCPL-5300#100 | 功能描述:邏輯輸出光電耦合器 450ns PWD 30%CTR Hermetically sealed RoHS:否 制造商:Fairchild Semiconductor 絕緣電壓:4243 Vrms 輸出類型:Push-Pull 最大傳播延遲時間:500 ns 最大正向二極管電壓: 最大反向二極管電壓: 最大正向二極管電流: 最大連續(xù)輸出電流:2.5 A 最大功率耗散:100 mW 最大工作溫度:+ 100 C 最小工作溫度:- 40 C 封裝 / 箱體:SO-16 封裝:Tube |
| HCPL-5300#200 | 功能描述:邏輯輸出光電耦合器 450ns PWD 30%CTR Hermetically sealed RoHS:否 制造商:Fairchild Semiconductor 絕緣電壓:4243 Vrms 輸出類型:Push-Pull 最大傳播延遲時間:500 ns 最大正向二極管電壓: 最大反向二極管電壓: 最大正向二極管電流: 最大連續(xù)輸出電流:2.5 A 最大功率耗散:100 mW 最大工作溫度:+ 100 C 最小工作溫度:- 40 C 封裝 / 箱體:SO-16 封裝:Tube |
| HCPL-5300#300 | 功能描述:邏輯輸出光電耦合器 450ns PWD 30%CTR Hermetically sealed RoHS:否 制造商:Fairchild Semiconductor 絕緣電壓:4243 Vrms 輸出類型:Push-Pull 最大傳播延遲時間:500 ns 最大正向二極管電壓: 最大反向二極管電壓: 最大正向二極管電流: 最大連續(xù)輸出電流:2.5 A 最大功率耗散:100 mW 最大工作溫度:+ 100 C 最小工作溫度:- 40 C 封裝 / 箱體:SO-16 封裝:Tube |
| HCPL-5300-100 | 制造商:Avago Technologies 功能描述:OPTOCOUPL LOGIC-OUT PULL UP DC-IN 1CH 8PDIP - Bulk |
| HCPL-5300-300 | 制造商:Avago Technologies 功能描述:OPTOCOUPL LOGIC-OUT PULL UP DC-IN 1CH 8PDIP SMD - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。