- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364795 > HB52RD648DC-A6B x64 SDRAM Module PDF資料下載
參數(shù)資料
| 型號(hào)： | HB52RD648DC-A6B |
| 英文描述： | x64 SDRAM Module |
| 中文描述： | X64的內(nèi)存模塊 |
| 文件頁(yè)數(shù)： | 1/65頁(yè) |
| 文件大小： | 812K |
| 代理商： | HB52RD648DC-A6B |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)
HB52R1289E2-A6A/B6A
1 GB Registered SDRAM DIMM
128-Mword
×
72-bit, 100 MHz Memory Bus, 2-Bank Module
(36 pcs of 64 M
×
4 Components)
PC/100 SDRAM
ADE-203-949 (Z)
Preliminary, Rev. 0.0
Sept. 22, 1998
Description
The HB52R1289E2 belongs to 8-byte DIMM (Dual In-line Memory Module) family, and has been
developed as an optimized main memory solution for 8-byte processor applications. The HB52R1289E2 is
a 64M
×
72
×
2-bank Synchronous Dynamic RAM Module, mounted 36 pieces of 256-Mbit SDRAM
(HM5225405A-A6/B6) sealed in TCP package, 1 piece of PLL clock driver, 3 pieces register driver and 1
piece of serial EEPROM (2-kbit EEPROM) for Presence Detect (PD). An outline of the HB52R1289E2 is
168-pin socket type package (dual lead out). Therefore, the HB52R1289E2 makes high density mounting
possible without surface mount technology. The HB52R1289E2 provides common data inputs and outputs.
Decoupling capacitors are mounted beside TCP on the module board.
Note:
Do not push the cover or drop the modules in order to protect from mechanical defects, which
would be electrical defects.
Features
Fully compatible with : JEDEC standard outline unbuffered 8-byte DIMM
: Intel PCB Reference design (Rev. 1.0)
168-pin socket type package (dual lead out)
Outline: 133.37 mm (length)
×
38.10 mm (Height)
×
4.80 mm (Thickness)
Lead pitch: 1.27 mm
3.3 V power supply
Clock frequency: 100 MHz (max)
LVTTL interface
Data bus width:
×
72ECC
Single pulsed
RAS
4 Banks can operates simultaneously and independently
Burst read/write operation and burst read/single write operation capability
Programmable burst length: 1/2/4/8/full page
2 variations of burst sequence
This Material Copyrighted by Its Respective Manufacturer
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HB561003A-12 | x(8+1) Page Mode DRAM Module |
| HB561003A-15 | x(8+1) Page Mode DRAM Module |
| HB561003A-20 | x(8+1) Page Mode DRAM Module |
| HB561003AR-12 | x(8+1) Page Mode DRAM Module |
| HB561003AR-15 | x(8+1) Page Mode DRAM Module |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HB52RD648DC-A6BL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x64 SDRAM Module |
| HB52RD648DC-B | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512 MB Unbuffered SDRAM S.O.DIMM 64-Mword 】 64-bit, 133/100 MHz Memory Bus, 2-Bank Module (16 pcs of 32 M 】 8 components) PC133/100 SDRAM |
| HB52RD648DC-B6B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x64 SDRAM Module |
| HB52RD648DC-B6BL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x64 SDRAM Module |
| HB52RD649DC-A6B | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512MB Unbuffered SDRAM S.O.DIMM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。