參數(shù)資料
型號(hào): H.261
廠商: Electronic Theatre Controls, Inc.
英文描述: LINE TRANSMISSION OF NON-TELEPHONE SIGNALS
中文描述: 線傳輸非電話信號(hào)
文件頁(yè)數(shù): 25/31頁(yè)
文件大?。?/td> 123K
代理商: H.261
22
Recommendation H.261 (03/93)
S
S
S
S
2
3
7
8
S
1
493
18
1
0
1
4 9 2
T 1 5 0 2 4 6 0 9 0 d 0 8
(S
S S S S S S
)
1
7
S
8
1
S
1
= 0 0 0 1 1 0 1 1
T a n s m s s o n o r d e
D a t a
P a y
C o d e d d a a
F
F a 1 )
F G U R E 1 3 H 2 6 1
E r o r c o r c n g f r a m
FIGURE 13/2H.261...[
D08
] = 9.5
5.3
Video coding delay
This item is included in this Recommendation because the video encoder and video decoder delays need to be known to allow
audio compensation delays to be fixed when H.261 is used to form part of a conversational service. This will allow lip
synchronization to be maintained. Annex C recommends a method by which the delay figures are established. Other delay
measurement methods may be used but they must be designed in a way to produce similar results to the method given in
Annex C.
5.4
Forward error correction for coded video signal
5.4.1
Error correcting code
The transmitted bitstream contains a BCH (511,493) forward error correction code. Use of this by the decoder is optional.
5.4.2
Generator polynomial
g
(
x
)
=
(
x
9
+
x
4
+
1) (
x
9
+
x
6
+
x
4
+
x
3
+
1)
Example: For the input data of “01111 . . . 11” (493 bits) the resulting correction parity bits are
“011011010100011011” (18 bits).
5.4.3
Error correction framing
To allow the video data and error correction parity information to be identified by a decoder an error correction framing
pattern is included. This consists of a multiframe of eight frames, each frame comprising 1 bit framing, 1 bit fill indicator
(Fi), 492 bits of coded data (or fill all 1s) and 18 bits parity. The frame alignment pattern is:
(S
1
S
2
S
3
S
4
S
5
S
6
S
7
S
8
)
=
(00011011).
See Figure 13 for the frame arrangement. The parity is calculated against the 493-bits including fill indicator (Fi).
The fill indicator (Fi) can be set to zero by an encoder. In this case only 492 consecutive fill bits (fill all 1s) plus parity are
sent and no coded data is transmitted. This may be used to meet the requirement in 5.2 to provide video data on every valid
clock cycle.
相關(guān)PDF資料
PDF描述
H-8-4 Broadband Two-Way Power Divider 2 MHz - 2 GHz
H-8-4BNC Broadband Two-Way Power Divider 2 MHz - 2 GHz
H_8_4 Broadband Two-Way Power Divider 2 MHz2 GHz
H1- NPN/NPN resistor-equipped transistors R1 = 47 kohm, R2 = open
H1P NPN/NPN resistor-equipped transistors R1 = 47 kohm, R2 = open
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
H2610(SERIES) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC
H2610-10M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC
H2610-210M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC
H-2616-033 制造商:SAIA-BURGESS LEDEX AND DORMEYER PRODUCTS 功能描述:H-2616-033 / ROTARY / 3ER45o X3X4X6X9
H-2617-026 制造商:SAIA-BURGESS LEDEX AND DORMEYER PRODUCTS 功能描述:H-2617-026 / ROTARY / 5ER45o X3X4X6X9