參數(shù)資料
型號: GVT1256DA18T-6
英文描述: x18 Fast Synchronous SRAM
中文描述: x18快速同步SRAM
文件頁數(shù): 7/24頁
文件大小: 293K
代理商: GVT1256DA18T-6
CY7C1347C/GVT71128DA36
CY7C1327C/GVT71256DA18
7
Truth Table
[2, 3, 4, 5, 6, 7, 8]
Operation
Address
Used
None
CE
H
CE2
X
CE2
X
ADSP
X
ADSC
L
ADV
X
WRITE
X
OE
X
CLK
L-H
DQ
High-Z
Deselected Cycle, Power Down
Deselected Cycle, Power Down
None
L
X
L
L
X
X
X
X
L-H
High-Z
Deselected Cycle, Power Down
None
L
H
X
L
X
X
X
X
L-H
High-Z
Deselected Cycle, Power Down
None
L
X
L
H
L
X
X
X
L-H
High-Z
Deselected Cycle, Power Down
None
L
H
X
H
L
X
X
X
L-H
High-Z
READ Cycle, Begin Burst
External
L
L
H
L
X
X
X
L
L-H
Q
READ Cycle, Begin Burst
External
L
L
H
L
X
X
X
H
L-H
High-Z
WRITE Cycle, Begin Burst
External
L
L
H
H
L
X
L
X
L-H
D
READ Cycle, Begin Burst
External
L
L
H
H
L
X
H
L
L-H
Q
READ Cycle, Begin Burst
External
L
L
H
H
L
X
H
H
L-H
High-Z
READ Cycle, Continue Burst
Next
X
X
X
H
H
L
H
L
L-H
Q
READ Cycle, Continue Burst
Next
X
X
X
H
H
L
H
H
L-H
High-Z
READ Cycle, Continue Burst
Next
H
X
X
X
H
L
H
L
L-H
Q
READ Cycle, Continue Burst
Next
H
X
X
X
H
L
H
H
L-H
High-Z
WRITE Cycle, Continue Burst
Next
X
X
X
H
H
L
L
X
L-H
D
WRITE Cycle, Continue Burst
Next
H
X
X
X
H
L
L
X
L-H
D
READ Cycle, Suspend Burst
Current
X
X
X
H
H
H
H
L
L-H
Q
READ Cycle, Suspend Burst
Current
X
X
X
H
H
H
H
H
L-H
High-Z
READ Cycle, Suspend Burst
Current
H
X
X
X
H
H
H
L
L-H
Q
READ Cycle, Suspend Burst
Current
H
X
X
X
H
H
H
H
L-H
High-Z
WRITE Cycle, Suspend Burst
Current
X
X
X
H
H
H
L
X
L-H
D
WRITE Cycle, Suspend Burst
Current
H
X
X
X
H
H
L
X
L-H
D
Partial Truth Table for READ/WRITE
[9]
FUNCTION
GW
BWE
BWa
BWb
BWc
BWd
READ
H
H
X
X
X
X
READ
H
L
H
H
H
H
WRITE one byte
H
L
L
H
H
H
WRITE all bytes
H
L
L
L
L
L
WRITE all bytes
L
X
X
X
X
X
Note:
2.
X means
don
t care.
H means logic HIGH. L means logic LOW.
For X36 product, WRITE = L means [BWE + BWa*BWb*BWc*BWd]*GW equals LOW. WRITE = H means [BWE + BWa*BWb*BWc*BWd]*GW equals HIGH.
For X18 product, WRITE = L means [BWE + BWa*BWb]*GW equals LOW. WRITE = H means [BWE + BWa*BWb]*GW equals HIGH.
BWa enables write to DQa. BWb enables write to DQb. BWc enables write to DQc. BWd enables write to DQd.
All inputs except OE must meet set-up and hold times around the rising edge (LOW to HIGH) of CLK.
Suspending burst generates wait cycle.
For a write operation following a read operation, OE must be HIGH before the input data required set-up time plus High-Z time for OE and staying HIGH
throughout the input data hold time.
This device contains circuitry that will ensure the outputs will be in High-Z during power-up.
ADSP LOW along with chip being selected always initiates a READ cycle at the L-H edge of CLK. A WRITE cycle can be performed by setting WRITE LOW
for the CLK L-H edge of the subsequent wait cycle. Refer to WRITE timing diagram for clarification.
For X18 product, there are only BWa and BWb.
3.
4.
5.
6.
7.
8.
9.
相關(guān)PDF資料
PDF描述
GVT71128DA36B-4 x36 Fast Synchronous SRAM
GVT71128DA36B-4.4 x36 Fast Synchronous SRAM
GVT71128DA36B-5 x36 Fast Synchronous SRAM
GVT71128DA36B-6 x36 Fast Synchronous SRAM
GVT71128DA36T-4 x36 Fast Synchronous SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GVT1256G18T-5T 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel
GVT-2000 制造商:LVL1 制造商全稱:LVL1 功能描述:10/100/1000BASE-T to 1000BASE-X SFP Converter
GVT-2001 制造商:LVL1 制造商全稱:LVL1 功能描述:10/100/1000BASE-T to 1000BASE-SX MMF SC Converter, 550m
GVT417 制造商:Instek Corp 功能描述:
GVT-417B 制造商:GW Instek 功能描述:AC MILLIVOLT METER 300uV - 100V