- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370400 > GTLP6C816MTC (FAIRCHILD SEMICONDUCTOR CORP) GTLP-to-TTL 1:6 Clock Driver PDF資料下載
參數(shù)資料
| 型號： | GTLP6C816MTC |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 時鐘及定時 |
| 英文描述： | GTLP-to-TTL 1:6 Clock Driver |
| 中文描述： | GTLP SERIES, LOW SKEW CLOCK DRIVER, 0 TRUE OUTPUT(S), 8 INVERTED OUTPUT(S), PDSO24 |
| 封裝： | 4.40 MM, MO-153, TSSOP-24 |
| 文件頁數(shù)： | 1/7頁 |
| 文件大?。?/td> | 64K |
| 代理商： | GTLP6C816MTC |
2000 Fairchild Semiconductor Corporation
DS500179
www.fairchildsemi.com
August 1998
Revised December 2000
G
GTLP6C816A
GTLP/LVTTL 1:6 Clock Driver
General Description
The GTLP6C816A is a clock driver that provides LVTTL to
GTLP signal level translation (and vice versa). The device
provides a high speed interface between cards operating at
LVTTL logic levels and a backplane operating at GTL(P)
logic levels. High speed backplane operation is a direct
result of GTLP’s reduced output swing (
<
1V), reduced input
threshold levels and output edge rate control. The edge
rate control minimizes bus settling time. GTLP is a Fairchild
Semiconductor derivative of the Gunning Transceiver logic
(GTL) JEDEC standard JESD8-3.
Fairchild’s GTL(P) has internal edge-rate control and is
process, voltage, and temperature (PVT) compensated. Its
function is similar to BTL and GTL but with different output
levels and receiver threshold. GTLP output LOW level is
typically less than 0.5V, the output level HIGH is 1.5V and
the receiver threshold is 1.0V.
Features
I
Interface between LVTTL and GTLP logic levels
I
Designed with edge rate control circuitry to reduce out-
put noise on the GTLP port
I
V
REF
pin provides external supply reference voltage for
receiver threshold adjustibility
I
Special PVT compensation circuitry to provide consis-
tent performance over variations of process, supply volt-
age and temperature
I
TTL compatible driver and control inputs
I
Designed using Fairchild advanced BiCMOS technology
I
Bushold data inputs on A port to eliminate the need for
external pull-up resistors for unused inputs
I
Power up/down and power off high impedance for live
insertion
I
Open drain on GTLP to support wired-or connection
I
A Port source/sink
24mA/
+
24mA
I
B Port sink
+
50mA
I
1:6 fanout clock driver for TTL port
I
1:2 fanout clock driver for GTLP port
I
Low voltage version of GTLP6C816
Ordering Code:
Device is also available in Tape and Reel. Specify by appending the suffix letter
“
X
”
to the ordering code.
Pin Descriptions
Connection Diagram
Order Number
GTLP6C816AMTC
Package Number
MTC24
Package Description
24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Pin Names
Description
TTLIN, GTLPIN Clock Inputs
(LVTTL and GTLP respectively)
OEB
Output Enable (Active LOW)
GTLP Port (LVTTL Levels)
OEA
Output Enable (Active LOW)
TTL Port (LVTTL Levels)
V
CCT
.GNDT
V
CC
GNDG
TTL Output Supplies
Internal Circuitry V
CC
OBn GTLP Output Grounds
V
REF
OA0
–
OA5
Voltage Reference Input
TTL Buffered Clock Outputs
OB0
–
OB1
GTLP Buffered Clock Outputs
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GTLP6C817 | Low Drive GTLP-to-LVTTL 1:6 Clock Driver |
| GTLP6C817MTC | Low Drive GTLP-to-LVTTL 1:6 Clock Driver |
| GTLP8T306MTCX | Single 8-bit Bus Transceiver |
| GTLP8T306MTC | 8-Bit LVTTL/GTLP Bus Transceiver |
| GTLPH16612DGG | 18-Bit Bus Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GTLP6C816MTCX | 功能描述:時鐘緩沖器 GTLP/TTL 1:6 Clk Drv RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| GTLP6C817 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Low Drive GTLP-to-LVTTL 1:6 Clock Driver |
| GTLP6C817_ZBC3026B WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| GTLP6C817_ZBC3116B WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| GTLP6C817MTC | 功能描述:時鐘緩沖器 1:6 Clock Driver RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。