- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370399 > GTLP16617MTDX Bus Transceiver PDF資料下載
參數(shù)資料
| 型號： | GTLP16617MTDX |
| 英文描述： | Bus Transceiver |
| 中文描述： | 總線收發(fā)器 |
| 文件頁數(shù)： | 2/8頁 |
| 文件大?。?/td> | 618K |
| 代理商： | GTLP16617MTDX |
2
PS8431 09/24/99
GTLP16612A
CMOS 18-Bit TTL/GTLP
Universal Bus Transceiver
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Pin Descriptions
s
p
n
I
B
t
p
O
e
d
o
M
B
A
E
C
B
A
E
O
B
A
E
L
B
A
K
L
C
A
X
H
X
X
X
Z
d
e
e
a
D
c
L
a
A
f
L
L
L
H
X
B
0
)
L
L
L
L
X
B
0
)
X
L
H
X
L
L
t
e
p
a
X
L
H
X
H
H
L
L
L
↑
L
L
e
a
a
D
d
e
A
k
c
o
C
f
L
L
L
↑
H
H
H
L
L
X
X
B
0
)
t
n
k
c
o
C
Notes:
1. A-to-B data flow is shown. B-to-A data flow is similar but uses OEBA,
LEBA, CLKBA, and CEBA.
2. Output level before indicated steady-state input conditions were estab-
lished, provided CLKAB was HIGH before LEAB went LOW.
3. Output level before indicated steady-state input conditions were estab-
lished.
Truth Table
(1)
s
m
a
N
n
n
o
D
B
A
E
O
)
W
O
L
e
A
(
e
a
E
t
p
O
B
-
A
A
B
E
O
)
W
O
L
e
A
(
e
a
E
t
p
O
A
-
B
B
A
E
C
)
W
O
L
e
A
(
e
a
E
k
c
o
C
B
-
A
A
B
E
C
)
W
O
L
e
A
(
e
a
E
k
c
o
C
A
-
B
B
A
E
L
)
H
G
I
H
t
e
p
a
(
e
a
E
h
c
L
B
-
A
A
B
E
L
)
H
G
I
H
t
e
p
a
(
e
a
E
h
c
L
A
-
B
B
A
K
L
C
e
P
k
c
o
C
B
-
A
A
B
K
L
C
e
P
k
c
o
C
A
-
B
F
E
R
V
e
a
V
e
e
R
t
p
n
P
L
T
G
8
1
A
-
A
r
s
p
s
n
p
O
a
D
L
T
e
-
T
B
A
-
A
-
B
8
1
B
-
B
r
s
p
p
O
n
a
D
n
D
P
n
L
e
T
p
G
O
A
B
-
B
-
A
s
Functional Description
The PI74GTLP16612A combines a universal transceiver function with a TTL
to GTLP translation. The A-Port and control pins operate at LVTTL or 5V TTL
levels while the B-Port operates at GTLP levels. The transceiver logic includes
D-type latches and D-type flip-flops to allow data flow in transparent, latched,
and clock mode. The functional operation is described below:
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GTLP16T1655MTDX | Dual 8-bit Bus Transceiver |
| GTLP17T616MEAX | 17-Bit Bus Transceiver |
| GTLP17T616MTDX | 17-Bit Bus Transceiver |
| GTLP18T612GX | 18-Bit Bus Transceiver |
| GTLP18T612MEAX | BUS TRANSCEIVER|SINGLE|18-BIT|CMOS|SSOP|56PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GTLP1661MTD | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| GTLP16T1644MTDX | 功能描述:總線收發(fā)器 RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| GTLP16T1655 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:16-Bit LVTTL/GTLP Universal Bus Transceiver |
| GTLP16T1655MTD | 功能描述:總線收發(fā)器 16-Bit Univ Bus Tran RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| GTLP16T1655MTDX | 功能描述:總線收發(fā)器 16-Bit Univ Bus Tran RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。