- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299164 > GTL16612 (NXP Semiconductors N.V.) 18-bit GTL/GTL+ to LVTTL/TTL bidirectional universal translator (3-State) PDF資料下載
參數(shù)資料
| 型號(hào)： | GTL16612 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 18-bit GTL/GTL+ to LVTTL/TTL bidirectional universal translator (3-State) |
| 中文描述： | 18位的GTL /天然氣制油的LVTTL / TTL電雙向萬(wàn)能翻譯（3態(tài)） |
| 文件頁(yè)數(shù)： | 6/13頁(yè) |
| 文件大?。?/td> | 98K |
| 代理商： | GTL16612 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)
Philips Semiconductors
Product specification
GTL16612
18-bit GTL/GTL+ to LVTTL/TTL bidirectional
universal translator (3-State)
2
2002 Dec 13
FEATURES
18-bit bidirectional bus interface
Translates between GTL/GTL+ logic levels (B ports) and
LVTTL/TTL logic levels (A ports)
5 V I/O tolerant on the LVTTL/TTL side (A ports)
No bus current loading when LVTTL/TTL output is tied to 5 V bus
3-State buffers
Output capability: +64 mA/-32 mA on the LVTTL/TTL side
(A ports); +40 mA on the GTL/GTL+ side (B ports)
TTL input levels on control pins
Power-up reset
Power-up 3-State
Positive edge triggered clock inputs
Latch-up protection exceeds 500 mA per JESD78
ESD protection exceeds 2000 V HBM per JESD22-A114,
200 V MM per JESD22-A115 and 1000 V CDM per JESD22-C101
DESCRIPTION
The GTL16612 is a high-performance BiCMOS product designed for
VCC operation at 3.3 V with I/O compatibility up to 5 V.
This device is an 18-bit universal transceiver featuring non-inverting
3-State bus compatible outputs in both send and receive directions.
Data flow in each direction is controlled by output enable (OEAB and
OEBA), latch enable (LEAB and LEBA), and clock (CPAB and
CPBA) inputs. For A-to-B data flow, the device operates in the
transparent mode when LEAB is High. When LEAB is Low, the A
data is latched if CPAB is held at a High or Low logic level. If LEAB
is Low, the A-bus data is stored in the latch/flip-flop on the
Low-to-High transition of CPAB. When OEAB is Low, the outputs are
active. When OEAB is High, the outputs are in the high-impedance
state. The clocks can be controlled with the clock-enable inputs
(CEBA/CEAB).
Data flow for B-to-A is similar to that of A-to-B but uses OEBA,
LEBA and CPBA.
QUICK REFERENCE DATA
CONDITIONS
TYPICAL
SYMBOL
PARAMETER
CONDITIONS
Tamb = 25 °C
3.3 V
UNIT
tPLH
tPHL
Propagation delay
An to Bn or Bn to An
CL = 50 pF
1.9
ns
CIN
Input capacitance (Control pins)
VI = 0 V or VCC
4
pF
CI/O
I/O pin capacitance
Outputs disabled; VI/O = 0 V or VCC
8
pF
ICCZ
Total supply current
Outputs disabled
12
mA
ORDERING INFORMATION
PACKAGES
TEMPERATURE RANGE
ORDER CODE
DWG NUMBER
56-Pin Plastic SSOP
-40 to +85
°C
GTL16612DL
SOT371-1
56-Pin Plastic TSSOP
-40 to +85
°C
GTL16612DGG
SOT364-1
Standard packing quantities and other packaging data is available at www.philipslogic.com/packaging.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GVXO-27S/NCIFREQ | VCXO, CLOCK, 1 MHz - 75 MHz, HCMOS OUTPUT |
| GVXO-27S/SBIFREQ | VCXO, CLOCK, 1 MHz - 75 MHz, HCMOS OUTPUT |
| GVXO-331G/BFREQ | VCXO, CLOCK, 1.5 MHz - 54 MHz, CMOS OUTPUT |
| GVXO-36/NCIFREQ | VCXO, CLOCK, 12 MHz - 80 MHz, CMOS OUTPUT |
| GVXO-38P669.32658MHZ | VCXO, CLOCK, 669.32658 MHz, PECL OUTPUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GTL16612DG | 功能描述:總線收發(fā)器 18-BIT GTL/GTL + TO LVTTL/TTL RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| GTL16612DGG | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit GTL/GTL+ to LVTTL/TTL bidirectional universal translator (3-State) |
| GTL16612DGG,112 | 功能描述:總線收發(fā)器 18-BIT GTL/GTL + TO RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| GTL16612DGG,118 | 功能描述:總線收發(fā)器 18-BIT GTL/GTL + TO RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| GTL16612DG-T | 功能描述:總線收發(fā)器 18-BIT GTL/GTL + TO LVTTL/TTL RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。