- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299161 > GS8324Z18B-166IT (GSI TECHNOLOGY) 2M X 18 ZBT SRAM, 8.5 ns, PBGA119 PDF資料下載
參數(shù)資料
| 型號： | GS8324Z18B-166IT |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | SRAM |
| 英文描述： | 2M X 18 ZBT SRAM, 8.5 ns, PBGA119 |
| 封裝： | 14 X 22 MM, 1.27 MM PITCH, BGA-119 |
| 文件頁數(shù)： | 8/46頁 |
| 文件大?。?/td> | 1157K |
| 代理商： | GS8324Z18B-166IT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
Rev: 1.00 10/2001
16/46
2001, Giga Semiconductor, Inc.
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Preliminary
GS8324Z18(B/C)/GS8324Z36(B/C)/GS8324Z72(C)
Synchronous Truth Table (x18 209-Bump BGA and x36/x18 119-Bump BGA)
Operation
Type Address E1 ZZ ADV W Bx G CKE CK
DQ
Notes
Deselect Cycle, Power Down
D
None
H
L
X
L
L-H High-Z
Deselect Cycle, Power Down
D
None
X
L
X
L
L-H High-Z
Deselect Cycle, Power Down
D
None
X
L
X
L
L-H High-Z
Deselect Cycle, Continue
D
None
X
L
H
X
L
L-H High-Z
1
Read Cycle, Begin Burst
R
External
L
H
X
L
L-H
Q
Read Cycle, Continue Burst
B
Next
X
L
H
X
L
L-H
Q
1,10
NOP/Read, Begin Burst
R
External
L
H
X
H
L
L-H High-Z
2
Dummy Read, Continue Burst
B
Next
X
L
H
X
H
L
L-H High-Z
1,2,10
Write Cycle, Begin Burst
W
External
L
X
L
L-H
D
3
Write Cycle, Continue Burst
B
Next
X
L
H
X
L
X
L
L-H
D
1,3,10
NOP/Write Abort, Begin Burst
W
None
L
H
X
L
L-H High-Z
2,3
Write Abort, Continue Burst
B
Next
X
L
H
X
H
X
L
L-H High-Z 1,2,3,10
Clock Edge Ignore, Stall
Current
X
L
X
H
L-H
-
4
Sleep Mode
None
X
H
X
High-Z
Notes:
1. Continue Burst cycles, whether Read or Write, use the same control inputs. A Deselect continue cycle can only be entered
into if a Deselect cycle is executed first.
2. Dummy Read and Write abort can be considered NOPs because the SRAM performs no operation. A Write abort occurs
when the W pin is sampled low but no Byte Write pins are active, so no write operation is performed.
3. G can be wired low to minimize the number of control signals provided to the SRAM. Output drivers will automatically turn off
during write cycles.
4. If CKE High occurs during a pipelined read cycle, the DQ bus will remain active (Low Z). If CKE High occurs during a write
cycle, the bus will remain in High Z.
5.
X = Don’t Care; H = Logic High; L = Logic Low; Bx = High = All Byte Write signals are high; Bx = Low = One or more Byte/
Write signals are Low
6. All inputs, except G and ZZ must meet setup and hold times of rising clock edge.
7. Wait states can be inserted by setting CKE high.
8. This device contains circuitry that ensures all outputs are in High Z during power-up.
9. A 2-bit burst counter is incorporated.
10. The address counter is incriminated for all Burst continue cycles.
相關PDF資料 |
PDF描述 |
|---|---|
| GS8324Z36B-150IT | 1M X 36 ZBT SRAM, 10 ns, PBGA119 |
| GS8324Z36GB-250IT | 1M X 36 ZBT SRAM, 6 ns, PBGA119 |
| GS8324Z72GC-133IT | 512K X 72 ZBT SRAM, 10 ns, PBGA209 |
| GS840E18GB-100T | 256K X 18 CACHE SRAM, 12 ns, PBGA119 |
| GS840E18GB-180 | 256K X 18 CACHE SRAM, 8 ns, PBGA119 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| GS8324Z36B-133 | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 2.5V/3.3V 36MBIT 1MX36 10NS/4NS 119FBGA - Trays |
| GS8324Z36B-200I | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 2.5V/3.3V 36MBIT 1MX36 7.5NS/3NS 119FBGA - Trays |
| GS8324Z72C200 | 制造商:G.S.I. 功能描述: |
| GS8342D06BD-350 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8342D06BD-500 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。