參數(shù)資料
型號(hào)： GS820H32GT-5I
廠商： GSI TECHNOLOGY
元件分類(lèi)： SRAM
英文描述： 64K X 32 CACHE SRAM, 12 ns, PQFP100
封裝： TQFP-100
文件頁(yè)數(shù)： 19/23頁(yè)
文件大?。?/td> 342K
代理商： GS820H32GT-5I
Rev: 1.03 2/2000
5/23
1999, Giga Semiconductor, Inc.
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
D
GS820H32T/Q-150/138/133/117/100/66
Note:
There are pull up devices on LBO and FT pins and a pull down device on and ZZ pin, so those input pins can be unconnected and the chip will
operate in the default states as specified in the above tables.
Burst Counter Sequences
Byte Write Truth Table
Note:
1. All byte outputs are active in read cycles regardless of the state of Byte Write Enable inputs.
2. Byte Write Enable inputs BA, BB, BC and/or BD may be used in any combination with BW to write single or multiple bytes.
3. All byte I/O’s remain High-Z during all write operations regardless of the state of Byte Write Enable inputs.
Mode Pin Functions
Mode Name
Pin Name State
Function
Burst Order Control
LBO
L
Linear Burst
H or NC
Interleaved Burst
Output Register Control
FT
L
Flow Through
H or NC
Pipeline
Power Down Control
ZZ
L or NC
Active
H
Standby, IDD = ISB
Function
GW
BW
BA
BB
BC
BD
Notes
Read
H
X
1
Read
H
L
H
1
Write byte A
H
L
H
2, 3
Write byte B
H
L
H
L
H
2, 3
Write byte C
H
L
H
L
H
2, 3, 4
Write byte D
H
L
H
L
2, 3, 4
Write all bytes
H
L
2, 3, 4
Write all bytes
L
X
Linear Burst Sequence
Note: The burst counter wraps to initial state on the 5th clock.
Interleaved Burst Sequence
Note: The burst counter wraps to initial state on the 5th clock.
A[1:0]
1st address
00
01
10
11
2nd address
01
10
11
00
3rd address
10
11
00
01
4th address
11
00
01
10
A[1:0]
1st address
00
01
10
11
2nd address
01
00
11
10
3rd address
10
11
00
01
4th address
11
10
01
00
相關(guān)PDF資料
PDF描述
GS832032AGT-200 CACHE SRAM, PQFP100
GS8320V32GT-166IT 1M X 32 CACHE SRAM, 8 ns, PQFP100
GS832236B-225 1M X 36 CACHE SRAM, 7 ns, PBGA119
GS832236E-225IV 1M X 36 CACHE SRAM, 7 ns, PBGA165
GS8322Z18E-225VT 2M X 18 ZBT SRAM, 7 ns, PBGA165
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS820H32Q-133 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x32 Fast Synchronous SRAM
GS820H32Q-133I 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x32 Fast Synchronous SRAM
GS820H32Q-138 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x32 Fast Synchronous SRAM
GS820H32Q-138I 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x32 Fast Synchronous SRAM
GS820H32Q-150 制造商:GSI 制造商全稱(chēng):GSI Technology 功能描述:64K x 32 2M Synchronous Burst SRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*