參數(shù)資料
型號: GS82032Q-6
廠商: Electronic Theatre Controls, Inc.
英文描述: Sensor Cable Assembly; Connector Type A:Straight Circular Receptacle, 3 Positions, Pin Contacts; Connector Type B:Stripped End Leads; Cable Length:1ft RoHS Compliant: Yes
中文描述: 64K的× 32 200萬同步突發(fā)靜態(tài)存儲器
文件頁數(shù): 6/23頁
文件大小: 760K
代理商: GS82032Q-6
Rev: 1.04 2/2001
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
6/23
2000, Giga Semiconductor, Inc.
Preliminary
GS82032T/Q-150/138/133/117/100/66
Synchronous Truth Table
Operation
Address
Used
State
Diagram
Key
5
X
X
X
R
R
W
CR
CR
CW
CW
E
1
E
2
ADSP
ADSC
ADV
W
3
DQ
4
Deselect Cycle, Power Down
Deselect Cycle, Power Down
Deselect Cycle, Power Down
Read Cycle, Begin Burst
Read Cycle, Begin Burst
Write Cycle, Begin Burst
Read Cycle, Continue Burst
Read Cycle, Continue Burst
Write Cycle, Continue Burst
Write Cycle, Continue Burst
Read Cycle, Suspend Burst
Read Cycle, Suspend Burst
Write Cycle, Suspend Burst
Write Cycle, Suspend Burst
Notes:
1.
X = Don’t Care, H = High, L = Low.
2.
E = T (True) if E
2
= 1 and E
3
= 0; E = F (False) if E
2
= 0 or E
3
= 1.
3.
W = T (True) and F (False) is defined in the Byte Write Truth Table preceding.
4.
G is an asynchronous input. G can be driven high at any time to disable active output drivers. G low can only enable active drivers (shown
as “Q” in the Truth Table above).
None
None
None
External
External
External
Next
Next
Next
Next
Current
Current
Current
Current
H
L
L
L
L
L
X
H
X
H
X
H
X
H
X
F
F
T
T
T
X
X
X
X
X
X
X
X
X
L
H
L
H
H
H
X
H
X
H
X
H
X
L
X
L
X
L
L
H
H
H
H
H
H
H
H
X
X
X
X
X
X
L
L
L
L
H
H
H
H
X
X
X
X
F
T
F
F
T
T
F
F
T
T
High-Z
High-Z
High-Z
Q
Q
D
Q
Q
D
D
Q
Q
D
D
5.
All input combinations shown above are tested and supported. Input combinations shown in gray boxes need not be used to accomplish
basic synchronous or synchronous burst operations and may be avoided for simplicity.
Tying ADSP high and ADSC low allows simple non-burst synchronous operations. See
BOLD
items above.
Tying ADSP high and ADV low while using ADSC to load new addresses allows simple burst operations. See
ITALIC
items above.
6.
7.
相關(guān)PDF資料
PDF描述
GS82032A 2Mb(64K x 32Bit) Synchronous Burst SRAM(2M位(64K x 32位)同步靜態(tài)RAM(帶2位脈沖地址計(jì)數(shù)器))
GS82032 2Mb(64K x 32Bit) Synchronous Burst SRAM(2M位(64K x 32位)同步靜態(tài)RAM(帶2位脈沖地址計(jì)數(shù)器))
GS820E32A 2Mb(64K x 32Bit) Synchronous Burst SRAM(2M位(64K x 32位)同步靜態(tài)RAM(帶2位脈沖地址計(jì)數(shù)器))
GS820E32T-6I 2M Synchronous Burst SRAM
GS820E32Q-100 2M Synchronous Burst SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS82032Q66 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 Fast Synchronous SRAM
GS82032Q-66 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64K x 32 2M Synchronous Burst SRAM
GS82032Q66I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 Fast Synchronous SRAM
GS82032Q-6I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64K x 32 2M Synchronous Burst SRAM
GS82032T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64K x 32 2M Synchronous Burst SRAM