- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370388 > GS82032AT-200T x32 Fast Synchronous SRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | GS82032AT-200T |
| 英文描述： | x32 Fast Synchronous SRAM |
| 中文描述： | X32號(hào)，快速同步SRAM |
| 文件頁數(shù)： | 19/23頁 |
| 文件大?。?/td> | 649K |
| 代理商： | GS82032AT-200T |
Rev: 1.08 2/2001
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
19/23
2000, Giga Semiconductor, Inc.
GS82032AT/Q-200/180/166/133/100
Sleep Mode Timing Diagram
Application Tips
Single and Dual Cycle Deselect
SCD devices force the use of “dummy read cycles” (read cycles that are launched normally, but that are ended with the output
drivers inactive) in a fully synchronous environment. Dummy read cycles waste performance, but their use usually assures there
will be no bus contention in transitions from reads to writes or between banks of RAMs. DCD SRAMs do not waste bandwidth on
dummy cycles and are logically simpler to manage in a multiple bank application (wait states need not be inserted at bank address
boundary crossings), but greater care must be exercised to avoid excessive bus contention.
CK
ADSP
ADSC
tH
tKH tKL
tKC
tS
ZZ
tZZR
tZZH
tZZS
~
~
~
~
Snooze
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS82032AT-5IT | x32 Fast Synchronous SRAM |
| GS82032AT-5T | x32 Fast Synchronous SRAM |
| GS82032Q100 | x32 Fast Synchronous SRAM |
| GS82032Q100I | x32 Fast Synchronous SRAM |
| GS82032Q117 | x32 Fast Synchronous SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS82032AT-4 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64K x 32 2M Synchronous Burst SRAM |
| GS82032AT-4I | 制造商:GSI 制造商全稱:GSI Technology 功能描述:64K x 32 2Mb Synchronous Burst SRAM |
| GS82032AT5 | 制造商:GSI Technology 功能描述: |
| GS82032AT-5 | 制造商:GSI Technology 功能描述: |
| GS82032AT-5I | 制造商:GSI 制造商全稱:GSI Technology 功能描述:64K x 32 2M Synchronous Burst SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。