- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299161 > GS8171DW72AGC-250 (GSI TECHNOLOGY) 256K X 72 STANDARD SRAM, 2.1 ns, PBGA209 PDF資料下載
參數(shù)資料
| 型號(hào)： | GS8171DW72AGC-250 |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | SRAM |
| 英文描述： | 256K X 72 STANDARD SRAM, 2.1 ns, PBGA209 |
| 封裝： | 14 X 22 MM, 1 MM PITCH, LEAD FREE, BGA-209 |
| 文件頁數(shù)： | 8/33頁 |
| 文件大?。?/td> | 1041K |
| 代理商： | GS8171DW72AGC-250 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
GS8171DW36/72AC-350/333/300/250
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.04 4/2005
16/33
2003, GSI Technology
HSTL I/O AC Input Definitions
HSTL I/O DC Input Characteristics
Parameter
Symbol
Min
Max
Units
Notes
DC Input Logic High
VIH (dc)
VREF + 200
mV
DC Input Logic Low
VIL (dc)
VREF - 200
mV
DC Clock Input Differential Voltage
VDIF (dc)
400
mV
VREF DC Voltage
VREF (dc)
VDDQ / 2 - 0.1
VDDQ / 2 + 0.1
V
Notes:
1. The peak to peak AC component superimposed on VREF may not exceed 5% of the DC component of VREF.
2. SRAM performance is a function of clock input differential voltage (VDIF).
3. To guarantee AC characteristics, VIH,VIL,Trise and Tfall of inputs and clocks must be within 10% of each other.
4. For devices supplied with HSTL I/O input buffers.Compatible with both 1.8V and 1.5V I/O drivers.
5. See AC Input Definition drawing below.
HSTL I/O AC Input Characteristics
Parameter
Symbol
Min
Max
Units
Notes
AC Input Logic High
VIH (ac)
VREF + 400
mV
3,4
AC Input Logic Low
VIL (ac)
VREF - 400
mV
3,4
AC Clock Input Differential Voltage
VDIF (ac)
800
mV
2,3
VREF Peak to Peak AC Voltage
VREF (ac)
5% VREF (DC)
mV
1
Notes:
1. The peak to peak AC component superimposed on VREF may not exceed 5% of the DC component of VREF.
2. SRAM performance is a function of clock input differential voltage (VREF). The RAM can be operated with a single ended clocking with
either CK or CK tied to VREF.
3. To guarantee AC characteristics, VIH,VIL,Trise and Tfall of inputs and clocks must be within 10% of each other.
4. For devices supplied with HSTL I/O input buffers.Compatible with both 1.8V and 1.5V I/O drivers.
5. See AC Input Definition drawing below.
VIH (ac)
VREF
VIL (ac)
VDIF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS8171DW72AGC-350IT | 256K X 72 STANDARD SRAM, 1.7 ns, PBGA209 |
| GS820H32GT-138I | 64K X 32 CACHE SRAM, 9.7 ns, PQFP100 |
| GS820H32GT-5I | 64K X 32 CACHE SRAM, 12 ns, PQFP100 |
| GS832032AGT-200 | CACHE SRAM, PQFP100 |
| GS8320V32GT-166IT | 1M X 32 CACHE SRAM, 8 ns, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS8171DW72AGC-300 | 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 18MBIT 256KX72 1.8NS 209FBGA - Trays |
| GS8171DW72AGC-333 | 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 18MBIT 256KX72 1.8NS 209FBGA - Trays |
| GS8171DW72AGC-350 | 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 18MBIT 256KX72 1.7NS 209FBGA - Trays |
| GS8171DW72AGC-350I | 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 18MBIT 256KX72 1.7NS 209FBGA - Trays |
| GS8180Q36D-167X | 制造商:GSI Technology 功能描述:512K X 36 (18 MEG)SIGMA QUAD I -SEPERATE I/O BURST OF 2 - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。