參數(shù)資料
型號(hào)： GS8161Z18T-180I
英文描述： x18 Fast Synchronous SRAM
中文描述： x18快速同步SRAM
文件頁(yè)數(shù)： 7/24頁(yè)
文件大?。?/td> 468K
代理商： GS8161Z18T-180I
Rev: 2.06 8/2000
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com
7/24
1998, Giga Semconductor, Inc.
Preliminary
GS8160Z18/36T-225/200/180/166/150/133
Synchronous Truth Table
Operation
Type
Address
E
1
E
2
E
3
ZZ ADV W Bx G CKE CK
DQ
Notes
Deselect Cycle, Power Down
D
None
H
X
X
L
L
X
X
X
L
L-H High-Z
Deselect Cycle, Power Down
D
None
X
X
H
L
L
X
X
X
L
L-H High-Z
Deselect Cycle, Power Down
D
None
X
L
X
L
L
X
X
X
L
L-H High-Z
Deselect Cycle, Continue
D
None
X
X
X
L
H
X
X
X
L
L-H High-Z
1
Read Cycle, Begin Burst
R
External
L
H
L
L
L
H
X
L
L
L-H
Q
Read Cycle, Continue Burst
B
Next
X
X
X
L
H
X
X
L
L
L-H
Q
1,10
NOP/Read, Begin Burst
R
External
L
H
L
L
L
H
X
H
L
L-H High-Z
2
Dummy Read, Continue Burst
B
Next
X
X
X
L
H
X
X
H
L
L-H High-Z
1,2,10
Write Cycle, Begin Burst
W
External
L
H
L
L
L
L
L
X
L
L-H
D
3
Write Cycle, Continue Burst
B
Next
X
X
X
L
H
X
L
X
L
L-H
D
1,3,10
NOP/Write Abort, Begin Burst
W
None
L
H
L
L
L
L
H
X
L
L-H High-Z
2,3
Write Abort, Continue Burst
B
Next
X
X
X
L
H
X
H
X
L
L-H High-Z 1,2,3,10
Clock Edge Ignore, Stall
Current
X
X
X
L
X
X
X
X
H
L-H
-
4
Sleep Mode
None
X
X
X
H
X
X
X
X
X
X
High-Z
Notes:
1.
Continue Burst cycles, whether read or write, use the same control inputs. A Deselect continue cycle can only be entered into if a Dese-
lect cycle is executed first.
Dummy Read and Write abort can be considered NOPs because the SRAMperforms no operation. A Write abort occurs when the W
pin is sampled low but no Byte Write pins are active so no write operation is performed.
G can be wired low to mnimze the number of control signals provided to the SRAM Output drivers will automatically turn off during
write cycles.
If CKE High occurs during a pipelined read cycle, the DQ bus will remain active (Low Z). If CKE High occurs during a write cycle, the bus
will remain in High Z.
X = Dont Care; H = Logic High; L = Logic Low; Bx = High = All Byte Write signals are high; Bx = Low = One or more Byte/Write
signals are Low
All inputs, except G and ZZ must meet setup and hold times of rising clock edge.
Wait states can be inserted by setting CKE high.
This device contains circuitry that ensures all outputs are in High Z during power-up.
A 2-bit burst counter is incorporated.
10. The address counter is incrimnated for all Burst continue cycles.
2.
3.
4.
5.
6.
7.
8.
9.
This Material Copyrighted by Its Respective Manufacturer
相關(guān)PDF資料
PDF描述
GS8161Z18T-180IT x18 Fast Synchronous SRAM
GS8161Z18T-180T x18 Fast Synchronous SRAM
GS8161Z36T-180 x36 Fast Synchronous SRAM
GS8161Z36T-180I x36 Fast Synchronous SRAM
GS8161Z36T-180IT x36 Fast Synchronous SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS8161Z18T-180IT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x18 Fast Synchronous SRAM
GS8161Z18T-180T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x18 Fast Synchronous SRAM
GS8161Z18T-200 制造商:未知廠家 制造商全稱:未知廠家 功能描述:18Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8161Z18T-200I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:18Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8161Z18T-200IT 制造商:GSI 制造商全稱:GSI Technology 功能描述:18Mb Pipelined and Flow Through Synchronous NBT SRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*