- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383031 > GS8161Z18T-133I (Electronic Theatre Controls, Inc.) 13-Bit to 26-Bit Registered Buffer with SSTL_2 Inputs and Outputs 64-TSSOP 0 to 70 PDF資料下載
參數(shù)資料
| 型號(hào)： | GS8161Z18T-133I |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 13-Bit to 26-Bit Registered Buffer with SSTL_2 Inputs and Outputs 64-TSSOP 0 to 70 |
| 中文描述： | 35.7流水線和流量，通過同步唑的SRAM |
| 文件頁數(shù)： | 21/36頁 |
| 文件大小： | 939K |
| 代理商： | GS8161Z18T-133I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
GS8161Z18(T/D)/GS8161Z32(D)/GS8161Z36(T/D)
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 2.15 11/2004
21/36
1998, GSI Technology
Notes:
1.
2.
These parameters are sampled and are not 100% tested.
ZZ is an asynchronous signal. However, in order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold
times as specified above.
AC Electrical Characteristics
Parameter
Symbol
-250
-225
-200
-166
-150
-133
Unit
Min
4.0
—
1.5
Max
—
2.5
—
Min
4.4
—
1.5
Max
—
2.7
—
Min
5.0
—
1.5
Max
—
3.0
—
Min
6.0
—
1.5
Max
—
3.4
—
Min
6.7
—
1.5
Max
—
3.8
—
Min
7.5
—
1.5
Max
—
4.0
—
Pipeline
Clock Cycle Time
Clock to Output Valid
Clock to Output Invalid
tKC
tKQ
tKQX
ns
ns
ns
Clock to Output in Low-Z
tLZ
1
tS
tH
tKC
tKQ
tKQX
1.5
—
1.5
—
1.5
—
1.5
—
1.5
—
1.5
—
ns
Setup time
Hold time
Clock Cycle Time
Clock to Output Valid
Clock to Output Invalid
1.2
0.2
5.5
—
3.0
—
—
—
5.5
—
1.3
0.3
6.0
—
3.0
—
—
—
6.0
—
1.4
0.4
6.5
—
3.0
—
—
—
6.5
—
1.5
0.5
7.0
—
3.0
—
—
—
7.0
—
1.5
0.5
7.5
—
3.0
—
—
—
7.5
—
1.5
0.5
8.5
—
3.0
—
—
—
8.5
—
ns
ns
ns
ns
ns
Flow
Through
Clock to Output in Low-Z
tLZ
1
tS
tH
tKH
tKL
3.0
—
3.0
—
3.0
—
3.0
—
3.0
—
3.0
—
ns
Setup time
Hold time
Clock HIGH Time
Clock LOW Time
Clock to Output in
High-Z
G to Output Valid
1.5
0.5
1.3
1.5
—
—
—
—
1.5
0.5
1.3
1.5
—
—
—
—
1.5
0.5
1.3
1.5
—
—
—
—
1.5
0.5
1.3
1.5
—
—
—
—
1.5
0.5
1.5
1.7
—
—
—
—
1.5
0.5
1.7
2
—
—
—
—
ns
ns
ns
ns
tHZ
1
1.5
2.3
1.5
2.5
1.5
3.0
1.5
3.0
1.5
3.0
1.5
3.0
ns
tOE
—
2.3
—
2.5
—
3.2
—
3.5
—
3.8
—
4.0
ns
G to output in Low-Z
tOLZ
1
0
—
0
—
0
—
0
—
0
—
0
—
ns
G to output in High-Z
tOHZ
1
—
2.3
—
2.5
—
3.0
—
3.0
—
3.0
—
3.0
ns
ZZ setup time
tZZS
2
5
—
5
—
5
—
5
—
5
—
5
—
ns
ZZ hold time
tZZH
2
tZZR
1
—
1
—
1
—
1
—
1
—
1
—
ns
ZZ recovery
20
—
20
—
20
—
20
—
20
—
20
—
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS8161Z18T-133IT | 13-Bit to 26-Bit Registered Buffer with SSTL_2 Inputs and Outputs 64-TSSOP 0 to 70 |
| GS8161Z18T-133T | 13-Bit to 26-Bit Registered Buffer with SSTL_2 Inputs and Outputs 56-VQFN 0 to 70 |
| GS8161Z18T-150 | 18Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8161Z18T-150I | 13-Bit to 26-Bit Registered Buffer with SSTL_2 Inputs and Outputs 56-VQFN 0 to 70 |
| GS8161Z18T-150T | 18Mb Pipelined and Flow Through Synchronous NBT SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS8161Z18T-133IT | 制造商:GSI 制造商全稱:GSI Technology 功能描述:18Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8161Z18T-133T | 制造商:GSI 制造商全稱:GSI Technology 功能描述:18Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8161Z18T-150 | 制造商:GSI 制造商全稱:GSI Technology 功能描述:18Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8161Z18T-150I | 制造商:GSI 制造商全稱:GSI Technology 功能描述:18Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8161Z18T-150IT | 制造商:GSI 制造商全稱:GSI Technology 功能描述:18Mb Pipelined and Flow Through Synchronous NBT SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。