參數(shù)資料
型號(hào)： GMS81C5032-XXXDT
英文描述： MICROCONTROLLER|8-BIT|CMOS|SOP|28PIN|PLASTIC
中文描述： 單片機(jī)| 8位|的CMOS |?？苵 28腳|塑料
文件頁數(shù)： 43/93頁
文件大?。?/td> 853K
代理商： GMS81C5032-XXXDT
GMS81C1404/GMS81C1408
June. 2001 Ver 1.2
41
12. Basic Interval Timer
The GMS81C1404 and GMS81C1408 has one 8-bit Basic
Interval Timer that is free-run, can not stop. Block diagram
is shown in Figure 12-1 .The 8-bit Basic interval timer reg-
ister (BITR) is increased every internal count pulse which
is divided by prescaler. Since prescaler has divided ratio by
8 to 1024, the count rate is 1/8 to 1/1024 of the oscillator
frequency. As the count overflows from FF
H
to 00
H
, this
overflow causes to generate the Basic interval timer inter-
rupt. The BITF is interrupt request flag of Basic interval
timer.
When write “1” to bit BTCL of CKCTLR, BITR register is
cleared to “0” and restart to count-up. The bit BTCL be-
comes “0” after one machine cycle by hardware.
If the STOP instruction executed after writing “1” to bit
WAKEUP of CKCTLR, it goes into the wake-up timer
mode. In this mode, all of the block is halted except the os-
cillator, prescaler (only fxin
÷
2048) and Timer0.
If the STOP instruction executed after writing “1” to bit
RCWDT of CKCTLR, it goes into the internal RC oscillat-
ed watchdog timer mode. In this mode, all of the block is
halted except the internal RC oscillator, Basic Interval
Timer and Watchdog Timer. More detail informations are
explained in Power Saving Function. The bit WDTON de-
cides Watchdog Timer or the normal 7-bit timer
Note:
All control bits of Basic interval timer are in CKCTLR
register which is located at same address of BITR
(address EC
H
). Address EC
H
is read as BITR, writ-
ten to CKCTLR. Therefore, the CKCTLR can not be
accessed by bit manipulation instruction.
.
Figure 12-1 Block Diagram of Basic Interval Timer
Figure 12-2 CKCTLR: Clock Control Register
÷
8
÷
16
÷
32
÷
64
÷
128
÷
256
÷
512
÷
1024
0
1
MUX
8
3
fxin
BITR (8BIT)
BITIF
BTS[2:0]
RCWDT
Internal RC OSC
Basic Interval Timer
Interrupt
BTCL
Clear
To Watchdog Timer
Clock Control Register
CKCTLR
ADDRESS : ECH
RESET VALUE : -0010111
Bit Manipulation Not Available
-
WAKEUP
RCWDT
WDTON
BTCL
BTS2
BTS1
BTS0
Basic Interval Timer Clock Selection
000 : fxin
÷
8
001 : fxin
÷
16
010 : fxin
÷
32
011 : fxin
÷
64
100 : fxin
÷
128
101 : fxin
÷
256
110 : fxin
÷
512
111 : fxin
÷
1024
Symbol
Function Description
WAKEUP
1 : Enables Wake-up Timer
0 : Disables Wake-up Timer
RCWDT
1 : Enables Internal RC Watchdog Timer
0 : Disables Internal RC Watchdog Time
WDTON
1 : Enables Watchdog Timer
0 : Operates as a 7-bit Timer
BTCL
1 : BITR is cleared and BTCL becomes “0” automatically
after one machine cycle, and BITR continue to count-up
相關(guān)PDF資料
PDF描述
GMS81C5032-XXXPL MICROCONTROLLER|8-BIT|CMOS|LDCC|44PIN|PLASTIC
GMS81C5032-XXXPLT MICROCONTROLLER|8-BIT|CMOS|LDCC|44PIN|PLASTIC
GMS81C5032-XXXQ MICROCONTROLLER|8-BIT|CMOS|QFP|44PIN|PLASTIC
GMS81C5032-XXXQT MICROCONTROLLER|8-BIT|CMOS|QFP|44PIN|PLASTIC
GMS81C5032-XXXSK MICROCONTROLLER|8-BIT|CMOS|DIP|28PIN|PLASTIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GMS81C5032-XXXPL 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|CMOS|LDCC|44PIN|PLASTIC
GMS81C5032-XXXPLT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|CMOS|LDCC|44PIN|PLASTIC
GMS81C5032-XXXQ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|CMOS|QFP|44PIN|PLASTIC
GMS81C5032-XXXQT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|CMOS|QFP|44PIN|PLASTIC
GMS81C5032-XXXSK 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|CMOS|DIP|28PIN|PLASTIC
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*