- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370366 > GMS81C5032-XXXD MICROCONTROLLER|8-BIT|CMOS|SOP|28PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號(hào)： | GMS81C5032-XXXD |
| 英文描述： | MICROCONTROLLER|8-BIT|CMOS|SOP|28PIN|PLASTIC |
| 中文描述： | 單片機(jī)| 8位|的CMOS |?？苵 28腳|塑料 |
| 文件頁(yè)數(shù)： | 74/93頁(yè) |
| 文件大?。?/td> | 853K |
| 代理商： | GMS81C5032-XXXD |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)當(dāng)前第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)
GMS81C1404/GMS81C1408
72
June. 2001 Ver 1.2
21. POWER FAIL PROCESSOR
The GMS81C1404 and GMS81C1408 has an on-chip
power fail detection circuitry to immunize against power
noise. A configuration register, PFDR, can enable (if clear/
programmed) or disable (if set) the Power-fail Detect cir-
cuitry. If V
DD
falls below 2.5~3.5V(2.0~3.0V) range for
longer than 50 nS, the Power fail situation may reset MCU
according to PFS bit of PFDR. And power fail detect level
is selectable by mask option. On the other hand, in the
OTP, power fail detect level is decided by setting the bit
PFDLEVEL of CONFIG register when program the OTP.
As below PFDR register is not implemented on the in-cir-
cuit emulator, user can not experiment with it. Therefore,
after final development of user program, this function may
be experimented.
Note:
Power fail detect level is decided by mask option
checking the bit PFDLEVEL of MASK ORDER
SHEET (refer to MASK ORDER SHEET)
In thc case of OTP, Power fail detect level is decid-
ed by setting the bit PFDLEVEL of CONFIG register
(refer to Figure 22-1 .
Figure 21-1 Power Fail Detector Register
Figure 21-2 Example S/W of RESET by Power fail
PFDR
ADDRESS : EFH
RESET VALUE : -----100
-
-
-
-
-
PFDIS
PFDM
PFS
Reserved
Power Fail Status
0 : Normal Operate
1 : This bit force to “1” when
Power fail was detected
Operation Mode
0 : System Clock Freeze during power fail
1 : MCU will be reset during power fail
Disable Flag
0 : Power fail detection enable
1 : Power fail detection disable
Power Fail Detector Register
FUNTION
EXECUTION
INITIALIZE RAM DATA
PFS =1
NO
RESET VECTOR
INITIALIZE ALL PORTS
INITIALIZE REGISTERS
RAM CLEAR
YES
Skip the
initial routine
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GMS81C5032-XXXDT | MICROCONTROLLER|8-BIT|CMOS|SOP|28PIN|PLASTIC |
| GMS81C5032-XXXPL | MICROCONTROLLER|8-BIT|CMOS|LDCC|44PIN|PLASTIC |
| GMS81C5032-XXXPLT | MICROCONTROLLER|8-BIT|CMOS|LDCC|44PIN|PLASTIC |
| GMS81C5032-XXXQ | MICROCONTROLLER|8-BIT|CMOS|QFP|44PIN|PLASTIC |
| GMS81C5032-XXXQT | MICROCONTROLLER|8-BIT|CMOS|QFP|44PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GMS81C5032-XXXDT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|CMOS|SOP|28PIN|PLASTIC |
| GMS81C5032-XXXPL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|CMOS|LDCC|44PIN|PLASTIC |
| GMS81C5032-XXXPLT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|CMOS|LDCC|44PIN|PLASTIC |
| GMS81C5032-XXXQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|CMOS|QFP|44PIN|PLASTIC |
| GMS81C5032-XXXQT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|CMOS|QFP|44PIN|PLASTIC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。