- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370366 > GMS81C5024-XXXDT MICROCONTROLLER|8-BIT|CMOS|SOP|28PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號(hào)： | GMS81C5024-XXXDT |
| 英文描述： | MICROCONTROLLER|8-BIT|CMOS|SOP|28PIN|PLASTIC |
| 中文描述： | 單片機(jī)| 8位|的CMOS |?？苵 28腳|塑料 |
| 文件頁(yè)數(shù)： | 64/93頁(yè) |
| 文件大小： | 853K |
| 代理商： | GMS81C5024-XXXDT |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)當(dāng)前第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)
GMS81C1404/GMS81C1408
62
June. 2001 Ver 1.2
17.4 External Interrupt
The external interrupt on INT0, INT1, INT2 and INT3 pins
are edge triggered depending on the edge selection register
IEDS (address 0E6
H
) as shown in Figure 17-6 .
The edge detection of external interrupt has three transition
activated mode: rising edge, falling edge, and both edge.
Figure 17-6 External Interrupt Block Diagram
Example: To use as an INT0 and INT2
:
:
;
**** Set port as an input port RB2,RD0
LDM
LDM
;
;
**** Set port as an interrupt port
LDM
LDM
;
;
**** Set Falling-edge Detection
LDM
:
:
:
RBIO,#1111_1011B
RDIO,#1111_1110B
RBFUNC,#04H
RDFUNC,#01H
IEDS,#0001_0001B
Response Time
The INT0, INT1,INT2 and INT3 edge are latched into
INT0IF, INT1IF, INT2IF and INT3IF at every machine
cycle. The values are not actually polled by the circuitry
until the next machine cycle. If a request is active and con-
ditions are right for it to be acknowledged, a hardware sub-
routine call to the requested service routine will be the next
instruction to be executed. The DIV itself takes twelve cy-
cles. Thus, a minimum of twelve complete machine cycles
elapse between activation of an external interrupt request
and the beginning of execution of the first instruction of
the service routine.
INT0IF
INT0 pin
INT0 INTERRUPT
INT1IF
INT1 pin
INT1 INTERRUPT
INT2IF
INT2 pin
INT2 INTERRUPT
IEDS
[0E6
H
]
e
INT3IF
INT3 pin
INT3 INTERRUPT
INT0 edge select
00 : Int. disable
01 : falling
10 : rising
11 : both
Ext. Interrupt Edge Selection
Register
W
IESR
ADDRESS : 0E6
RESET VALUE : 00000000
W
W
W
00 : Int. disable
01 : falling
10 : rising
11 : both
W
W
W
INT1 edge select
INT3 edge select
00 : Int. disable
01 : falling
10 : rising
11 : both
W
INT2 edge select
00 : Int. disable
01 : falling
10 : rising
11 : both
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GMS81C5024-XXXPL | MICROCONTROLLER|8-BIT|CMOS|LDCC|44PIN|PLASTIC |
| GMS81C5024-XXXPLT | MICROCONTROLLER|8-BIT|CMOS|LDCC|44PIN|PLASTIC |
| GMS81C5024-XXXQ | MICROCONTROLLER|8-BIT|CMOS|QFP|44PIN|PLASTIC |
| GMS81C5024-XXXQT | MICROCONTROLLER|8-BIT|CMOS|QFP|44PIN|PLASTIC |
| GMS81C5024-XXXSK | Pwr Inductor, Non-Shielded |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GMS81C5024-XXXPL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|CMOS|LDCC|44PIN|PLASTIC |
| GMS81C5024-XXXPLT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|CMOS|LDCC|44PIN|PLASTIC |
| GMS81C5024-XXXQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|CMOS|QFP|44PIN|PLASTIC |
| GMS81C5024-XXXQT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|CMOS|QFP|44PIN|PLASTIC |
| GMS81C5024-XXXSK | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|CMOS|DIP|28PIN|PLASTIC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。