- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382996 > GD16571-32BA (Electronic Theatre Controls, Inc.) 2.5 GBIT/S RETIMING LASER DRIVER PDF資料下載
參數(shù)資料
| 型號： | GD16571-32BA |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 2.5 GBIT/S RETIMING LASER DRIVER |
| 中文描述： | 2.5 Gbit / s的激光驅(qū)動(dòng)器，再定時(shí) |
| 文件頁數(shù)： | 3/7頁 |
| 文件大?。?/td> | 115K |
| 代理商： | GD16571-32BA |
Pin List
Mnemonic:
Pin No.:
Pin Type:
Description:
DIN
DINQ
27
26
AC IN
Data inputs. Internally terminated in 50
Internally biased to -1.3 V
to DINT.
DINT
28
ANL IN
Termination voltage for DIN and DINQ.
CKIN
CKINQ
31
32
AC IN
Clock inputs. Internally terminated in 50
Internally biased to -1.3 V.
to CKINT.
CKINT
30
ANL IN
Termination voltage for CKIN and CKINQ.
IOUT
IOUTN
13, 14
11, 12
OPEN
COLLECTOR
Laser Driver Output (2.5 Gbit/s). IOUT and IOUTN sink a modula-
tion current, which is controlled by the pin VMOD. The current into
IOUT is high when data is high on DIN.
IPRE
19
OPEN
COLLECTOR
Pre-bias current output. IPRE sinks a current, which is controlled
by the pin VPRE.
VMOD
20
ANL IN
Modulation current control input. The control system is made as a
current mirror. VMOD sinks a current proportional to the modula-
tion current. This current is approximately 3/80 times
“
The modu-
lation current
”
.
VPRE
16
ANL IN
Pre-bias current control input. The control system is made as a
current mirror. VPRE sinks a current proportional to the pre-bias
current. This current is approximately 3/500 times
“
The pre-bias
current
”
.
CKSEL
1
ECL IN
When CKSEL is low data is retimed. Otherwise data is bypassed
the retiming.
SYM
24
ANL IN
SYM controls the mark-space ratio of the output. Decreasing the
voltage of the SYM pin decreases the pulse width of a current
high into the IOUT pin.
MARKP
MARKN
7
6
ANL OUT
Mark-space monitor outputs. High impedance CML outputs. The
output voltage of the MARKP pin is the same as the voltage on
the DIN input.
VADJBUF
VADJEF
22
21
ANL IN
Pins used to optimise the performance of the output in terms of
overshoot and undershoot. Typically optimum performance will be
achieved when shorted to VMOD.
VDD
2, 4, 10, 15
PWR
Ground pins for laser driver part.
VDDCONT
3
PWR
Ground pin for modulation current control system.
VDDR
29
PWR
Ground pin for retiming part.
VEE
5, 8, 23
PWR
Negative supply pins for laser driver part.
VEEP
18
PWR
Negative supply pin for output driver.
VEEB
17
PWR
Negative supply pin for pre-bias circuitry.
VEER
25
PWR
Negative supply pin for retiming part.
NC
9
Not Connected.
Heat sink
Package back
Connected to VEE.
Data Sheet Rev.: 10
GD16571
Page 3 of 7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GD4001B | QUAD 2-INPUT NOR GATE |
| GD4002B | QUAD 2-INPUT NOR GATE |
| GD4021B | 8-BIT SHIFT REGISTER |
| GD4027B | DUAL JK FLIP-FLOP |
| GD90590 | HIGH SPEED CLOCK WYNTHESIZER EVALUATION BOARD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GD16585-EB | 制造商:GIGA 功能描述: |
| GD16588EB | 制造商:GIGA 功能描述: |
| GD16589EB | 制造商:GIGA 功能描述: |
| GD16590 | 制造商:GIGA 功能描述: |
| GD16591A-48BA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。