- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370305 > GAL22V10-25LJI Electrically-Erasable PLD PDF資料下載
參數(shù)資料
| 型號： | GAL22V10-25LJI |
| 英文描述： | Electrically-Erasable PLD |
| 中文描述： | 電可擦除可編程邏輯器件 |
| 文件頁數(shù)： | 14/18頁 |
| 文件大小： | 223K |
| 代理商： | GAL22V10-25LJI |
Specifications
GAL22LV10
14
Typ. Vref = Vcc
Typical Output
Typ. Vref = Vcc
Typical Input
Circuitry within the GAL22V10 provides a reset signal to all reg-
isters during power-up. All internal registers will have their Q out-
puts set low after a specified time (tpr, 1
μ
s MAX). As a result, the
state on the registered output pins (if they are enabled) will be
either high or low on power-up, depending on the programmed
polarity of the output pins. This feature can greatly simplify state
machine design by providing a known state on power-up. The
timing diagram for power-up is shown below. Because of the asyn-
chronous nature of system power-up, some conditions must be
met to provide a valid power-up reset of the GAL22V10. First, the
Vcc rise must be monotonic. Second, the clock input must be at
static TTL level as shown in the diagram during power up. The
registers will reset within a maximum of
tpr time. As in normal sys-
tem operation, avoid clocking the device until all input and feed-
back path setup times have been met. The clock must also meet
the minimum pulse width requirements.
Vcc
PIN
Vref
Tri-State
Control
Active Pull-up Circuit
(GAL22LV10D Only)
Feedback
(To Input Buffer)
PIN
Feedback
Data
Output
Vcc
PIN
Vcc
Vref
Active Pull-up Circuit
(GAL22LV10D Only)
ESD
Protection
Circuit
ESD
Protection
Circuit
Vcc
PIN
Vcc (min.)
t
pr
Internal Register
Reset to Logic "0"
Device Pin
Reset to Logic "1"
t
wl
t
su
Device Pin
Reset to Logic "0"
Vcc
CLK
INTERNAL REGISTER
Q - OUTPUT
ACTIVE LOW
OUTPUT REGISTER
ACTIVE HIGH
OUTPUT REGISTER
Power-Up Reset
Input/Output Equivalent Schematics
相關PDF資料 |
PDF描述 |
|---|---|
| GAL22V10-25LNC | Electrically-Erasable PLD |
| GAL22V10-25LP | Electrically-Erasable PLD |
| GAL22V10-25LPI | Electrically-Erasable PLD |
| GAL22V10-25LVC | Electrically-Erasable PLD |
| GAL22V10-30LNI | Electrically-Erasable PLD |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| GAL22V10-25LJM | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:GENERIC ARRAY LOGIC |
| GAL22V1025LNC | 制造商:Texas Instruments 功能描述: |
| GAL22V10-25LNC | 制造商:National Semiconductor Corporation 功能描述:Simple E2PLD, Programmable Array Logic, 24 Pin, Plastic, DIP |
| GAL22V10-25LNI | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:GENERIC ARRAY LOGIC |
| GAL22V10-25LNM | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:GENERIC ARRAY LOGIC |
發(fā)布緊急采購，3分鐘左右您將得到回復。