- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370305 > GAL22LV10ZD-25QJ Electrically-Erasable PLD PDF資料下載
參數(shù)資料
| 型號： | GAL22LV10ZD-25QJ |
| 英文描述： | Electrically-Erasable PLD |
| 中文描述： | 電可擦除可編程邏輯器件 |
| 文件頁數(shù)： | 12/18頁 |
| 文件大小： | 223K |
| 代理商： | GAL22LV10ZD-25QJ |
Specifications
GAL22LV10
12
*C
L
includes test fixture and probe capacitance.
TEST POINT
Z
0
= 50
, C
L
= 35pF*
FROM OUTPUT (O/Q)
UNDER TEST
+1.45V
R
1
Input Pulse Levels
Input Rise and Fall Times
Input Timing Reference Levels
Output Timing Reference Levels
Output Load
GND to 3.0V
1.5ns 10% – 90%
1.5V
1.5V
See Figure
Output Load Conditions (see figure)
Test Condition
R
1
C
L
A
B
50
50
50
50
50
35pF
35pF
35pF
35pF
35pF
High Z to Active High at 1.9V
High Z to Active Low at 1.0V
Active High to High Z at 1.9V
Active Low to High Z at 1.0V
C
Input Pulse Levels
Input Rise and Fall Times
Input Timing Reference Levels
Output Timing Reference Levels
Output Load
3-state levels are measured 0.5V from steady-state active
level.
GND to 3.0V
2.0ns 10% – 90%
1.5V
1.5V
See Figure
Output Load Conditions (see figure)
Test Condition
A
B
Active High
Active Low
C
Active High
Active Low
R
1
R
2
C
L
316
316
316
316
316
348
348
348
348
348
35pF
35pF
35pF
5pF
5pF
TEST POINT
C *
L
FROM OUTPUT (O/Q)
UNDER TEST
+3.3V
*C
L
INCLUDES TEST FIXTURE AND PROBE CAPACITANCE
R
2
R
1
GAL22LV10D: Switching Test Conditions
GAL22LV10C: Switching Test Conditions
相關PDF資料 |
PDF描述 |
|---|---|
| GAL22V10-15LNC | Electrically-Erasable PLD |
| GAL22V10-15LVC | Electrically-Erasable PLD |
| GAL22V10-20LJI | Electrically-Erasable PLD |
| GAL22V10-20LNI | Electrically-Erasable PLD |
| GAL22V10-20LPI | Electrically-Erasable PLD |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| GAL22V10 | 制造商:LATTICE 功能描述:A246A14 |
| GAL22V10-15 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:GENERIC ARRAY LOGIC |
| GAL22V10-15D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC |
| GAL22V10-15DI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC |
| GAL22V10-15DM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC |
發(fā)布緊急采購，3分鐘左右您將得到回復。