參數(shù)資料
型號: FXLP4555MPX
廠商: FAIRCHILD SEMICONDUCTOR CORP
元件分類: 模擬信號調(diào)理
英文描述: SPECIALTY ANALOG CIRCUIT, QCC16
封裝: 3 X 3 MM, MO-220, MLP-16
文件頁數(shù): 3/13頁
文件大?。?/td> 987K
代理商: FXLP4555MPX
2010 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FXLP4555 Rev. 1.0.0
11
FXLP4555
1.8V
/
3
.0V
SIM
Card
Power
Supply
an
d
Level
Shifter
Applications Information (Continued)
Input Schmitt Triggers
All the logic input pins (except I/O_H and I/O_C) have
built-in Schmitt trigger circuits to prevent uncontrolled
operation. Typical dynamic characteristics of the related
pins are depicted in Figure 11.
The output signal is guaranteed to go HIGH when the
input voltage is above 0.7 x VDD and go LOW when the
input
voltage
is
below
0.4V.
See
Electrical
Characteristics section.
Shutdown Operating
To save power, it is possible to put the FXLP4555 in
Shutdown Mode by setting the pin EN LOW. The device
enters Shutdown Mode automatically when VCCA goes
lower than 1.1V typically.
ESD Protection
The FXLP4555 SIM interface features an HBM ESD
voltage protection in excess of 7kV for all the SIM pins
(IO_C, CLK_C, RST_C, VCC_C and GND). All the other
pins (Host side) sustain at least 2kV. The HBM ESD
voltage required by the ISO7816 standard is 4kV.
Printed Circuit Board (PCB) Layout
Careful layout routing should be applied to achieve
efficient operating of the device in its mobile or portable
environment and to fully exploit its performance.
The bypass capacitors must be connected as close as
possible to the device pins (VCC_C, VCCA, or VBAT) to
reduce possible parasitic behaviors (ripple and noise). It
is recommended to use ceramic capacitors.
The exposed pad should be connected to ground as
well as the unconnected pins (NC). A relatively large
ground plane is recommended.
Clock Stop
Section 6.3.2 of ISO7816-3 identifies the “Power
Management” feature of Clock Stop. For cards
supporting Clock Stop, when the interface device
expects no transmission from the card and when I/O
has remained at state H for at least 1,860 clock cycles
(delay tg), then according to Figure 13, the interface
device may stop the clock on CLK (at time te) while the
SIM card VCC remains powered and RST at state H.
Figure 12.
Clock Stop
When the clock is stopped (from time te to time tf), CLK
shall be maintained either at state H or at state L,
according to the clock stop indicator X defined in section
8.3 of the ISO7816-3 specification.
At time tf, the interface device restarts the clock and the
information exchange on I/O may continue after at least
700 clock cycles (at time tf + th).
The FXLP4555 supports the above description of Clock
Stop per ISO7816-3 specifications.
相關(guān)PDF資料
PDF描述
FXP1500-12G 1-OUTPUT 1212 W AC-DC PWR FACTOR CORR MODULE
FXP1800-48G 2-OUTPUT 2032.1 W AC-DC PWR FACTOR CORR MODULE
FXP1500-48G 2-OUTPUT 1669.2 W AC-DC PWR FACTOR CORR MODULE
FZE1658G SPECIALTY ANALOG CIRCUIT, PDSO24
G15B-11-02 11 CONTACT(S), ALUMINUM, CADMIUM PLATED, FEMALE, CIRCULAR CONNECTOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FXLS8471QR1 功能描述:加速計(jì) - 板上安裝 LOW G 3-AXIS 14BIT SPI RoHS:否 制造商:Freescale Semiconductor 傳感軸: 加速: 靈敏度: 封裝 / 箱體: 輸出類型: 數(shù)字輸出 - 位數(shù): 電源電壓-最大: 電源電壓-最小: 電源電流: 最大工作溫度: 最小工作溫度:
FX-M1J 制造商:Panasonic Electric Works 功能描述:AMPLIFIERNPN VR 5-7MSEC 3FREQ OFD TIMER 制造商:Panasonic Electric Works 功能描述:Sensor Block
FXM2IC102 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Dual Supply 2-Bit I2C Interface Voltage Translator with Configurable Voltage Supplies and Signal Levels and Auto Direction Sensing
FXM2IC102L8X 功能描述:轉(zhuǎn)換 - 電壓電平 Dual Supply 2bit I2C Voltage Translator RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時(shí)間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8
FXM2IC102L8X_F113 功能描述:轉(zhuǎn)換 - 電壓電平 Dual Supply 2Bit I2C Voltage Translator RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時(shí)間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8