- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8941 > FS7140-01G-XTP (ON Semiconductor)IC CLOCK GEN PLL PROG 16SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | FS7140-01G-XTP |
| 廠商： | ON Semiconductor |
| 文件頁數(shù)： | 14/17頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK GEN PLL PROG 16SOIC |
| 標(biāo)準(zhǔn)包裝： | 3,000 |
| 類型： | PLL 時(shí)鐘發(fā)生器 |
| PLL： | 是 |
| 輸入： | 晶體 |
| 輸出： | CMOS，PECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:1 |
| 差分 - 輸入:輸出： | 無/是 |
| 頻率 - 最大： | 400MHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SOIC |
| 包裝： | 帶卷 (TR) |
FS7140, FS7145
http://onsemi.com
6
Table 6. SERIAL INTERFACE TIMING SPECIFICATIONS (Note 3)
Parameter
Symbol
Conditions/Description
Fast Mode
Units
Min
Max
Clock frequency
fSCL
SCL
0
400
kHz
Bus free time between STOP and START
tBUF
1300
ns
Setup time, START (repeated)
Tsu:STA
600
ns
Hold time, START
thd:STA
600
ns
Setup time, data input
Tsu:DAT
SDA
100
ns
Hold time, data input
thd:DAT
SDA
0
ns
Output data valid from clock
tAA
900
ns
Rise time, data and clock
tR
SDA, SCL
300
ns
Fall time, data and clock
tF
SDA, SCL
300
ns
High time, clock
tHI
SCL
600
ns
Low time, clock
tLO
SCL
1300
ns
Setup time, STOP
tsu:STO
600
ns
3. Unless otherwise stated, VDD = 3.3 V ± 10%, no load on any output, and ambient temperature range TA = 0°C to 70°C. Parameters denoted
with an asterisk (*) represent nominal characterization data and are not production tested to any specific limits. MIN and MAX characterization
data are ± 3s from typical.
FUNCTIONAL BLOCK DIAGRAM
Phase Locked Loop (PLL)
The PLL is a standard phase and frequencylocked loop
architecture. The PLL consists of a reference divider, a
phasefrequency detector (PFD), a charge pump, an internal
loop filter, a voltagecontrolled oscillator (VCO), a
feedback divider, and a post divider.
The reference frequency (generated by either the
onboard crystal oscillator or an external frequency source),
is first reduced by the reference divider. The integer value
that the frequency is divided by is called the modulus and is
denoted as NR for the reference divider. This divided
reference is then fed into the PFD.
The VCO frequency is fed back to the PFD through the
feedback divider (the modulus is denoted by NF).
The PFD will drive the VCO up or down in frequency until
the divided reference frequency and the divided VCO
frequency appearing at the inputs of the PFD are equal. The
input/output relationship between the reference frequency
and the VCO frequency is then:
fVCO
NF
+
fREF
NR
This basic PLL equation can be rewritten as
fVCO + fREF
NF
NR
A post divider (actually a series combination of three post
dividers) follows the PLL and the final equation for device
output frequency is:
fCLK + fREF
NF
NR
1
NPx
Reference Divider
The reference divider is designed for low phase jitter. The
divider accepts the output of either the crystal oscillator
circuit or an external reference frequency. The reference
divider is a 12 bit divider, and can be programmed for any
modulus from 1 to 4095 (divide by 1 not available on date
codes prior to 0108).
Feedback Divider
The feedback divider is based on a dualmodulus divider
(also called dualmodulus prescaler) technique. It permits
division by any integer value between 12 and 16383. Simply
program the FBKDIV register with the binary equivalent of
the desired modulus. Selected moduli below 12 are also
permitted. Moduli of: 4, 5, 8, 9, and 10 are also allowed (4
and 5 are not available on date codes prior to 0108).
Post Divider
The post divider consists of three individually
programmable dividers, as shown in Figure 2.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS3456KT16S-1S | CONN PLUG 7POS STRAIGHT W/SCKT |
| VE-B1Y-MX-F3 | CONVERTER MOD DC/DC 3.3V 49.5W |
| MAX3013EUP+ | IC TRANSLATOR LEVEL 8CH 20TSSOP |
| VE-B0H-MY-F3 | CONVERTER MOD DC/DC 52V 50W |
| VI-25D-MW-F1 | CONVERTER MOD DC/DC 85V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FS7140-02G-XTD | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 I2C PLL CLOCK 3.3V RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| FS7140-02G-XTP | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 I2C PLL CLOCK 3.3V RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| FS7140-802 | 制造商:AMI Semiconductor 功能描述: |
| FS7145 | 制造商:AMI 制造商全稱:AMI 功能描述:Programmable Phase-Locked Loop Clock Generator |
| FS7145-01-XTD | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 I2C PLL CLOCK 3.3V RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。