
FS6370
Table 13: AC Timing Specifications (Continued)
Parameter
Symbol
Conditions/Description
Clock
(MHz)
Min.
Typ.
Max.
Units
Clock Output (PLL C clock via CLK_C pin)
Duty Cycle*
Ratio of pulse width (as measured from rising edge to next falling
edge at 2.5V) to one clock period
100
45
55
%
On rising edges 500s apart at 2.5V relative to an ideal clock,
CL=15pF, fXIN=14.318MHz, NF=220, NR=63, NPx=50, no other PLLs
active
100
45
Jitter, Long Term (
σ
y(τ))*
Tj(LT)
On rising edges 500s apart at 2.5V relative to an ideal clock,
CL=15pF, fXIN=14.318MHz, NF=220, NR=63, NPx=50, all other PLLs
active (A=50MHz, B=60MHz, D=14.318MHz)
40
105
ps
From rising edge to the next rising edge at 2.5V, CL=15pF,
fXIN=14.318MHz, NF=220, NR=63, NPx=50, no other PLLs active
100
120
Jitter, Period (peak-peak)*
tj(ΔP)
From rising edge to the next rising edge at 2.5V, CL=15pF,
fXIN=14.318MHz, NF=220, NR=63, NPx=50, all other PLLs active
(A=50MHz, B=60MHz, D=14.318MHz)
40
440
ps
Clock Output (Crystal Oscillator via CLK_D pin)
Duty Cycle*
Ratio of pulse width (as measured from rising edge to next falling
edge at 2.5V) to one clock period
14.318
45
55
%
On rising edges 500s apart at 2.5V relative to an ideal clock,
CL=15pF, fXIN=14.318MHz, NF=220, NR=63, NPx=50, no other PLLs
active
14.318
20
Jitter, Long Term (
σ
y(τ))*
Tj(LT)
From rising edge to the next rising edge at 2.5V, CL=15pF,
fXIN=14.318MHz, all other PLLs active (A=50MHz, B=60MHz,
C=40MHz)
14.318
40
ps
From rising edge to the next rising edge at 2.5V, CL=15pF,
fXIN=14.318MHz, no other PLLs active
14.318
90
Jitter, Period (peak-peak)*
tj(ΔP)
From rising edge to the next rising edge at 2.5V, CL=15pF,
fXIN=14.318MHz, all other PLLs active (A=50MHz, B=60MHz,
C=40MHz)
14.318
450
ps
Unless otherwise stated, VDD = 5.0V ± 10%, no load on any output, and ambient temperature range TA = 0°C to 70°C. Parameters denoted with an asterisk ( * ) represent nominal characterization data and
are not currently production tested to any specific limits. Min. and Max. characterization data are ± 3s from typical.
Table 14: Serial Interface Timing Specifications
Parameter
Symbol
Conditions/Description
Min.
Max.
Units
Clock frequency
fSCL
SCL
0
100
kHz
Bus free time between STOP and START
tBUF
4.7
μs
Set up time, START (repeated)
tsu:STA
4.7
μs
Hold time, START
thd:STA
4.0
μs
Set up time, data input
tsu:DAT
SDA
250
ns
Hold time, data input
thd:DAT
SDA
0
μs
Output data valid from clock
tAA
Minimum delay to bridge undefined region of the falling
edge of SCL to avoid unintended START or STOP
3.5
μs
Rise time, data and clock
tR
SDA, SCL
1000
ns
Fall time, data and clock
tF
SDA, SCL
300
ns
High time, clock
tHI
SCL
4.0
μs
Low time, clock
tLO
SCL
4.7
μs
Set up time, STOP
tsu:STO
4.0
μs
Rev. 3 | Page 22 of 28 | www.onsemi.com