- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382961 > FM25256-S (Electronic Theatre Controls, Inc.) 256Kb FRAM Serial 5V Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | FM25256-S |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 256Kb FRAM Serial 5V Memory |
| 中文描述： | 的256Kb FRAM的串行5V的記憶 |
| 文件頁(yè)數(shù)： | 6/13頁(yè) |
| 文件大小： | 120K |
| 代理商： | FM25256-S |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)
FM25256
Rev. 2.0
Apr. 2005
Page 6 of 13
CS
SCK
SI
SO
Hi-Z
0 1 2 3 4 5 6 7
0 0 0 0
0 1 0 0
Figure 6. WRDI Bus Configuration
RDSR - Read Status Register
The RDSR command allows the bus master to verify
the contents of the Status register. Reading Status
provides information about the current state of the
write protection features. Following the RDSR op-
code, the FM25256 will return one byte with the
contents of the Status register. The Status register is
described in detail in a later section.
WRSR – Write Status Register
The WRSR command allows the user to select
certain write protection features by writing a byte to
the Status register. Prior to issuing a WRSR
command, the /WP pin must be high or inactive.
Prior to sending the WRSR command, the user must
send a WREN command to enable writes. Note that
executing a WRSR command is a write operation
and therefore clears the Write Enable Latch.
Figure 7. RDSR Bus Configuration
Figure 8. WRSR Bus Configuration
Status Register & Write Protection
The write protection features of the FM25256 are
multi-tiered. Taking the /WP pin to a logic low state
is the hardware write protect function. All write
operations are blocked when /WP is low. To write the
memory with /WP high, a WREN op-code must first
be issued. Assuming that writes are enabled using
WREN and by /WP, writes to memory are controlled
by the Status register. As described above, writes to
the status register are performed using the WRSR
command and subject to the /WP pin. The Status
register is organized as follows.
Table 2. Status Register
Bit
7
Name
WPEN
Bits 0 and 4-6 are fixed at 0 and cannot be modified.
Note that bit 0 (Ready in EEPROMs) is unnecessary
as the FRAM writes in real-time and is never busy.
The BP1 and BP0 control software write protection
features. They are nonvolatile (shaded yellow). The
WEL flag indicates the state of the Write Enable
Latch. Attempting to directly write the WEL bit in
the status register has no effect on its state. This bit
is internally set by the WREN command and cleared
6
0
5
0
4
0
3
2
1
0
0
BP1
BP0
WEL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FM25640 | TERM STRIP, TH, LO PRO |
| FM25640-S | LOW PROFILE .025 SQ STRIPS |
| FM25CL04 | 4Kb FRAM Serial 3V Memory |
| FM25CL04-S | 4Kb FRAM Serial 3V Memory |
| FM25CL64 | 4Kb FRAM Serial 3V Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FM25256-STR | 功能描述:F-RAM 256K (32Kx8) 5V RoHS:否 存儲(chǔ)容量:512 Kbit 組織:64 K x 8 接口:SPI 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Tube 制造商:Cypress Semiconductor |
| FM-253 | 制造商:WALDOM ELECTRONICS 功能描述: |
| FM-253-0015P | 制造商:WALDOM ELECTRONICS 功能描述: |
| FM-253-0025P | 制造商:WALDOM ELECTRONICS 功能描述: |
| FM-253-4 | 制造商:PANASONIC ELECTRIC WORKS - ACSD 功能描述:DIGITAL FLOW SENSOR 5L/MIN NPN 制造商:PANASONIC INDUSTRIAL AUTOMATION SALES 功能描述:DIGITAL FLOW SENSOR 5L/MIN NPN |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。