參數(shù)資料
型號: FM24CL64-S
廠商: Electronic Theatre Controls, Inc.
元件分類: DRAM
英文描述: 4Kb FRAM Serial 3V Memory
中文描述: 4Kb的鐵電串行3V的記憶
文件頁數(shù): 3/11頁
文件大?。?/td> 77K
代理商: FM24CL64-S
Ramtron
FM24CL64
9 May 2001
3/3
Overview
The FM24CL64 is a serial FRAM memory. The
memory array is logically organized as a 8,192 x 8 bit
memory array and is accessed using an industry
standard two-wire interface. Functional operation of
the FRAM is similar to serial EEPROMs. The major
difference between the FM24CL64 and a serial
EEPROM with the same pin-out relates to its
superior write performance.
Memory Architecture
When accessing the FM24CL64, the user addresses
8,192 locations each with 8 data bits. These data bits
are shifted serially. The 8,192 addresses are accessed
using the two-wire protocol, which includes a slave
address (to distinguish other non-memory devices),
and an extended 16-bit address. Only the lower 13
bits are used by the decoder for accessing the
memory. The upper three address bits should be set
to 0 for compatibility with larger devices in the
future.
The access time for memory operation is essentially
zero beyond the time needed for the serial protocol.
That is, the memory is read or written at the speed of
the two-wire bus. Unlike an EEPROM, it is not
necessary to poll the device for a ready condition
since writes occur at bus speed. That is, by the time a
new bus transaction can be shifted into the part, a
write operation will be complete. This is explained in
more detail in the interface section below.
Users expect several obvious system benefits from
the FM24CL64 due to its fast write cycle and high
endurance as compared with EEPROM. However
there are less obvious benefits as well. For example
in a high noise environment, the fast-write operation
is less susceptible to corruption than an EEPROM
since it is completed quickly. By contrast, an
EEPROM requiring milliseconds to write is
vulnerable to noise during much of the cycle.
Note that it is the user’s responsibility to ensure that
VDD is within data sheet tolerances to prevent
incorrect operation.
Two-wire Interface
The FM24CL64 employs a bi-directional two-wire
bus protocol using few pins or board space. Figure 2
illustrates a typical system configuration using the
FM24CL64 in a microcontroller-based system. The
industry standard two-wire bus is familiar to many
users but is described in this section.
By convention, any device that is sending data onto
the bus is the transmitter while the target device for
this data is the receiver. The device that is controlling
the bus is the master. The master is responsible for
generating the clock signal for all operations. Any
device on the bus that is being controlled is a slave.
The FM24CL64 always is a slave device.
The bus protocol is controlled by transition states in
the SDA and SCL signals. There are four conditions
including start, stop, data bit, or acknowledge. Figure
3 illustrates the signal conditions that specify the four
states. Detailed timing diagrams are in the electrical
specifications.
Figure 2. Typical System Configuration
Microcontroller
SDA
SCL
FM24CL64
A0 A1 A2
SDA
SCL
FM24CL64
A0 A1 A2
VDD
Rmin = 1.1 K
Rmax = tR/Cbus
相關(guān)PDF資料
PDF描述
FM25256 256Kb FRAM Serial 5V Memory
FM25256-G 256Kb FRAM Serial 5V Memory
FM25256-S 256Kb FRAM Serial 5V Memory
FM25640 TERM STRIP, TH, LO PRO
FM25640-S LOW PROFILE .025 SQ STRIPS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FM24CL64-STR 功能描述:F-RAM 64K (8Kx8) 2.7V RoHS:否 存儲容量:512 Kbit 組織:64 K x 8 接口:SPI 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Tube 制造商:Cypress Semiconductor
FM24CZ16-C 制造商:Ramtron International Corporation 功能描述:2K X 8 NON-VOLATILE SRAM, CDIP8
FM-24D-900 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High output, Two Voltage ranges available, Continuous ans pulsing tones
FM-24D-901 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High output, Two Voltage ranges available, Continuous ans pulsing tones
FM-24D-903 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High output, Two Voltage ranges available, Continuous ans pulsing tones