- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄370155 > FBL22031BB (NXP SEMICONDUCTORS) 9-bit BTL 3.3V latched/registered/pass-thru Futurebus transceiver with 30W termination PDF資料下載
參數(shù)資料
| 型號(hào)： | FBL22031BB |
| 廠(chǎng)商： | NXP SEMICONDUCTORS |
| 元件分類(lèi)： | 通用總線(xiàn)功能 |
| 英文描述： | 9-bit BTL 3.3V latched/registered/pass-thru Futurebus transceiver with 30W termination |
| 中文描述： | FBL SERIES, 9-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PQFP52 |
| 封裝： | PLASTIC, QFP-52 |
| 文件頁(yè)數(shù)： | 4/16頁(yè) |
| 文件大?。?/td> | 168K |
| 代理商： | FBL22031BB |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
Philips Semiconductors
Product specification
FBL22031
9-bit BTL 3.3V latched/registered/pass-thru
Futurebus+ transceiver with 30
termination
2000 Apr 18
4
DESCRIPTION
The TTL-level side (A port) has a common I/O. The common I/O,
open collector B port operates at BTL signal levels. The logic
element for data flow in each direction is controlled by two mode
select inputs (SEL0 and SEL1). A “00” configures latches in both
directions. A “10” configures thru mode in both directions. A “01”
configures register mode in both directions. A “11” configures
register mode in the A-to-B direction and latch mode in the B-to-A
direction.
When configured in the buffer mode, the inverse of the input data
appears at the output port. In the register mode, data is stored on
the rising edge of the appropriate clock input (LCAB or LCBA). In the
latch mode, clock pins serve as transparent-Low latch enables.
Regardless of the mode, data is inverted from input to output.
The 3-State A port is enabled by asserting a High level on OEA. The
B port has two output enables, OEB0 and OEB1. Only when OEB0
is High and OEB1 is Low is the output enabled.
When either OEB0 is Low or OEB1 is High, the B port is inactive
and is pulled to the level of the pull-up voltage. New data can be
entered in the register and latched modes or can be retained while
the associated outputs are in 3-State (A port) or inactive (B port).
The B-port drivers are Low-capacitance open collectors with
controlled ramp and are designed to sink 100mA. Precision band
gap references on the B-port insure very good noise margins by
limiting the switching threshold to a narrow region centered at 1.55V.
The B-port interfaces to “Backplane Transceiver Logic” (see the
IEEE 1194.1 BTL standard). BTL features low power consumption
by reducing voltage swing (1V p-p, between 1V and 2V) and
reduced capacitive loading by placing an internal series diode on the
drivers. BTL also provides incident wave switching, a necessity for
high performance backplanes.
Output clamps are provided on the BTL outputs to further reduce
switching noise. The “V
OH
” clamp reduces inductive ringing effects
during a Low-to-High transition. The “V
OH
” clamp is always active.
The other clamp, the “trapped reflection” clamp, clamps out ringing
below the BTL 0.5V V
OL
level. This clamp remains active for
approximately 100ns after a High-to-Low transition.
To support live insertion, OEB0 is held Low during power on/off
cycles to insure glitch- free B port drivers. Proper bias for B port
drivers during live insertion is provided by the BIAS V pin when at a
3.3V level while V
CC
is Low. The BIAS V pin is a low current input
which will reverse-bias the BTL driver series Schottky diode, and
also bias the B port output pins to a voltage between 1.62V and
2.1V. This bias function is in accordance with IEEE BTL Standard
1194.1. If live insertion is not a requirement, the BIAS V pin should
be tied to a V
CC
pin.
The LOGIC GND and BUS GND pins are isolated inside the
package to minimize noise coupling between the BTL and TTL
sides. These pins should be tied to a common ground external to the
package.
Each BTL driver has an associated BUS GND pin that acts as a
signal return path and these BUS GND pins are internally isolated
from each other. In the event of a ground return fault, a “hard” signal
failure occurs instead of a pattern dependent error that may be
infrequent and impossible to troubleshoot.
As with any high power device, thermal considerations are critical. It
is recommended that airflow (300Ifpm) and/or thermal mounting be
used to ensure proper junction temperature.
PACKAGE THERMAL CHARACTERISTICS
PARAMETER
θ
ja
θ
ja
θ
jc
CONDITION
52-PIN PLASTIC QFP
80
°
C/W
58
°
C/W
20
°
C/W
Still air
300 Linear feet per minute air flow
Thermally mounted on one side to heat sink
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FBL22033 | 3.3V BTL 8-bit latched/registered/pass-thru Futurebus universal interface transceiver |
| FBL22040 | 3.3V BTL8-bit TTL to BTL transceiver |
| FBL22040BB | 3.3V BTL8-bit TTL to BTL transceiver |
| FBL22041 | 3.3V BTL 7-bit Futurebus+ transceiver(standard A-port)(3.3V BTL7位預(yù)置總線(xiàn)增強(qiáng)型收發(fā)器（標(biāo)準(zhǔn)A口）) |
| FBL22041BB | 3.3V BTL 7-bit Futurebus transceiver standard A-port |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FBL22031BB-T | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:9-Bit Bus Transceiver |
| FBL22033 | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:3.3V BTL 8-bit latched/registered/pass-thru Futurebus universal interface transceiver |
| FBL22033BB | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Single 8-Bit Inverting Bus Transceiver |
| FBL22040 | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:3.3V BTL8-bit TTL to BTL transceiver |
| FBL22040BB | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:3.3V BTL8-bit TTL to BTL transceiver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。