- 您現在的位置：買賣IC網 > PDF目錄67412 > FAN4803CSX-1 (FAIRCHILD SEMICONDUCTOR CORP) 1 A POWER FACTOR CONTROLLER WITH POST REGULATOR, 67 kHz SWITCHING FREQ-MAX, PDSO8 PDF資料下載
參數資料
| 型號： | FAN4803CSX-1 |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 穩(wěn)壓器 |
| 英文描述： | 1 A POWER FACTOR CONTROLLER WITH POST REGULATOR, 67 kHz SWITCHING FREQ-MAX, PDSO8 |
| 封裝： | SOIC-8 |
| 文件頁數： | 7/12頁 |
| 文件大?。?/td> | 131K |
| 代理商： | FAN4803CSX-1 |
FAN4803
PRODUCT SPECIFICATION
4
REV. 1.2.0 6/21/01
Functional Description
The FAN4803 consists of an average current mode boost
Power Factor Corrector (PFC) front end followed by a syn-
chronized Pulse Width Modulation (PWM) controller. It is
distinguished from earlier combo controllers by its low pin
count, innovative input current shaping technique, and very
low start-up and operating currents. The PWM section is
dedicated to peak current mode operation. It uses conven-
tional trailing-edge modulation, while the PFC uses leading-
edge modulation. This patented Leading Edge/Trailing Edge
(LETE) modulation technique helps to minimize ripple cur-
rent in the PFC DC buss capacitor.
The FAN4803 is offered in two versions. The FAN4803-1
operates both PFC and PWM sections at 67kHz, while the
FAN4803-2 operates the PWM section at twice the fre-
quency (134kHz) of the PFC. This allows the use of smaller
PWM magnetics and output lter components, while mini-
mizing switching losses in the PFC stage.
In addition to power factor correction, several protection fea-
tures have been built into the FAN4803. These include soft
start, redundant PFC over-voltage protection, peak current
limiting, duty cycle limit, and under voltage lockout
(UVLO). See Figure 12 for a typical application.
Detailed Pin Descriptions
VEAO
This pin provides the feedback path which forces the PFC
output to regulate at the programmed value. It connects to
programming resistors tied to the PFC output voltage and is
shunted by the feedback compensation network.
ISENSE
This pin ties to a resistor or current sense transformer which
senses the PFC input current. This signal should be negative
with respect to the IC ground. It internally feeds the pulse-
by-pulse current limit comparator and the current sense feed-
back signal. The ILIMIT trip level is –1V. The ISENSE feed-
back is internally multiplied by a gain of four and compared
against the internal programmed ramp to set the PFC duty
cycle. The intersection of the boost inductor current
downslope with the internal programming ramp determines
the boost off-time.
VDC
This pin is typically tied to the feedback opto-collector. It is
tied to the internal 5V reference through a 26k
resistor and
to GND through a 40k
resistor.
ILIMIT
This pin is tied to the primary side PWM current sense resis-
tor or transformer. It provides the internal pulse-by-pulse
current limit for the PWM stage (which occurs at 1.5V) and
the peak current mode feedback path for the current mode
control of the PWM stage. The current ramp is offset inter-
nally by 1.2V and then compared against the opto feedback
voltage to set the PWM duty cycle.
PFC OUT and PWM OUT
PFC OUT and PWM OUT are the high-current power driv-
ers capable of directly driving the gate of a power MOSFET
with peak currents up to ±1A. Both outputs are actively held
low when VCC is below the UVLO threshold level.
VCC
VCC is the power input connection to the IC. The VCC start-
up current is 150A . The no-load ICC current is 2mA. VCC
quiescent current will include both the IC biasing currents
and the PFC and PWM output currents. Given the operating
frequency and the MOSFET gate charge (Qg), average
PFC and PWM output currents can be calculated as IOUT =
Qg x F. The average magnetizing current required for any
gate drive transformers must also be included. The VCC pin
is also assumed to be proportional to the PFC output voltage.
Internally it is tied to the VCCOVP comparator (16.2V)
providing redundant high-speed over-voltage protection
(OVP) of the PFC stage. VCC also ties internally to the
UVLO circuitry, enabling the IC at 12V and disabling it at
9.1V. VCC must be bypassed with a high quality ceramic
bypass capacitor placed as close as possible to the IC.
Good bypassing is critical to the proper operation of the
FAN4803.
VCC is typically produced by an additional winding off the
boost inductor or PFC Choke, providing a voltage that is pro-
portional to the PFC output voltage. Since the VCCOVP max
voltage is 16.2V, an internal shunt limits VCC overvoltage to
an acceptable value. An external clamp, such as shown in
Figure 1, is desirable but not necessary.
Figure 1. Optional VCC Clamp
VCC is internally clamped to 16.7V minimum, 18.3V maxi-
mum. This limits the maximum VCC that can be applied to
the IC while allowing a VCC which is high enough to trip the
VCCOVP. The max current through this zener is 10mA.
External series resistance is required in order to limit the
current through this Zener in the case where the VCC voltage
exceeds the zener clamp level.
VCC
GND
1N4148
1N5246B
相關PDF資料 |
PDF描述 |
|---|---|
| FAN5019MTCX_NL | SWITCHING CONTROLLER, 4000 kHz SWITCHING FREQ-MAX, PDSO28 |
| FAN5037MX_NL | SWITCHING CONTROLLER, PDSO8 |
| FAN5037M_NL | SWITCHING CONTROLLER, PDSO8 |
| FAN5061M | SWITCHING CONTROLLER, 345 kHz SWITCHING FREQ-MAX, PDSO20 |
| FAN5201MSA | 6 A BATTERY CHARGE CONTROLLER, 275 kHz SWITCHING FREQ-MAX, PDSO24 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| FAN480X | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:PFC+PWM Combination Controller |
| FAN4810 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Power Factor Correction Controller |
| FAN4810EVAL | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Power Factor Controller |
| FAN4810M | 功能描述:功率因數校正 IC PFC Preregulator RoHS:否 制造商:Fairchild Semiconductor 開關頻率:300 KHz 最大功率耗散: 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Reel |
| FAN4810M_Q | 功能描述:功率因數校正 IC PFC Preregulator RoHS:否 制造商:Fairchild Semiconductor 開關頻率:300 KHz 最大功率耗散: 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。