- 您現(xiàn)在的位置：買賣IC網(wǎng) > Datasheet目錄38 > FAN4802MY (Fairchild Semiconductor)IC PFC CTRLR AVERAGE CURR 16SOP Datasheet資料下載
參數(shù)資料
| 型號： | FAN4802MY |
| 廠商： | Fairchild Semiconductor |
| 文件頁數(shù)： | 20/24頁 |
| 文件大?。?/td> | 931K |
| 描述： | IC PFC CTRLR AVERAGE CURR 16SOP |
| 標準包裝： | 1 |
| 模式： | 平均電流 |
| 頻率 - 開關： | 64kHz |
| 電流 - 啟動： | 30µA |
| 電源電壓： | 11 V ~ 22 V |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.154"，3.90mm 寬） |
| 供應商設備封裝： | 16-SOIC |
| 包裝： | 標準包裝 |
| 產(chǎn)品目錄頁面： | 1221 (CN2011-ZH PDF) |
| 其它名稱： | FAN4802MYDKR |
?2008 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FAN4800A/C, FAN4801/02/02L " Rev. 1.0.3
20
Two-Level PFC Function
To improve the efficiency, the system can reduce PFC
switching loss at low line and light load by reducing the
PFC output voltage. The two-level PFC output of
FAN4801/02/02L can be programmable.
As Figure 47 shows, FAN4801/02/02L detect VEA pin
and VRMS pin to determine the system operates low
line and light load or not. At the second-level PFC, there
is a current of 20礎 through R
F2
from FBPFC pin. So
the second-level PFC output voltage can be calculated
as.
+
@
?/DIV>
-
?/DIV>
1
2
2
2
(2.5
20
)
F F
F
F
R R
Output
V
uA R
R
(3)
For example, if the second-level PFC output voltage is
expected as 300V and normal voltage is 387V,
according to the equation, R
F2
is 28k& R
F1
is 4.3M&.
The programmable range of second level PFC output
voltage is 340V ~ 300V.
Figure 47. Two-Level PFC Scheme
Oscillator (R
T
/C
T
)
The oscillator frequency is determined by the values of
R
T
and C
T
, which determine the ramp and off-time of
the oscillator output clock:
/
/
1
RT CT
RT CT DEAD
f
t
t
=
+
(4)
The dead time of the oscillator is derived from the
following equation:
/
1
ln
3.8
RT CT
T
T
VREF
t
C R
VREF
-
?/DIV>
?/DIV>
=
?/DIV>
?/DIV>
?/DIV>
?/DIV>
-
?/DIV>
?/DIV>
(5)
at V
REF
=7.5V and t
RT/CT
=CT x RT x 0.56.
The dead time of the oscillator is determined using:
2.8
360
7.78
DEAD
T
T
V
t
C
C
mA
=
?/DIV>
=
?/DIV>
(6)
The dead time is so small (t
RT/CT
>>t
DEAD
) that the
operating frequency can typically be approximated by:
/
/
1
RT CT
RT CT
f
t
=
(7)
Pulse Width Modulator (PWM)
The operation of the PWM section is straightforward,
but there are several points that should be noted.
Foremost among these is the inherent synchronization
of PWM with the PFC section of the device, from which
it also derives its basic timing. The PWM is capable of
current-mode or voltage-mode operation. In current-
mode applications, the PWM ramp (RAMP) is usually
derived directly from a current sensing resistor or
current transformer in the primary of the output stage. It
is thereby representative of the current flowing in the
converters output stage. I
LIMIT
, which provides cycle-by-
cycle current limiting, is typically connected to RAMP in
such applications. For voltage-mode operation and
certain specialized applications, RAMP can be
connected to a separate RC timing network to generate
a voltage ramp against which FBPWM is compared.
Under these conditions, the use of voltage feed-forward
from the PFC bus can assist in line regulation accuracy
and response. As in current-mode operation, the I
LIMIT
input is used for output stage over-current protection.
No voltage error amplifier is included in the PWM stage,
as this function is generally performed on the output
side of the PWMs isolation boundary. To facilitate the
design of opto-coupler feedback circuitry, an offset has
been built into the PWMs RAMP input that allows
FBPWM to command a 0% duty cycle for input voltages
below typical 1.5V.
PWM Cycle-By-Cycle Current Limiter
The ILIMIT pin is a direct input to the cycle-by-cycle
current limiter for the PWM section. Should the input
voltage at this pin ever exceed 1V, the output flip-flop is
reset by the clock pulse at the start of the next PWM
power cycle. When the I
LIMIT
triggers the cycle-by-cycle
bi-cycle current, it limits the PWM duty cycle mode and
the power dissipation is reduced during the dead-short
condition.
V
IN
OK Comparator
The V
IN
OK comparator monitors the DC output of the
PFC and inhibits the PWM if the voltage on FBPFC is
less than its nominal 2.4V. Once the voltage reaches
2.4V, which corresponds to the PFC output capacitor
being charged to its rated boost voltage, the soft-start
begins.
PWM Soft-Start (SS)
PWM startup is controlled by selection of the external
capacitor at soft-start. A current source of 10礎
supplies the charging current for the capacitor and
startup of the PWM begins at 1.5V.
相關PDF資料 |
PDF描述 |
|---|---|
| FAN4802SNY | IC CTLR PFC/PWM COMBO 16-PDIP |
| FAN6920MRMY | IC PWM CTLR PFC/QUASI-RES 16SOP |
| FAN6921MLMY | IC CTLR PFC/FLYBACK 16-SOICN |
| FAN6921MRMY | IC CTLR PFC/FLYBACK 16-SOICN |
| FAN6961SZ | IC PFC CONTROLLER DCM 8SOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| FAN4802NY | 功能描述:電流型 PWM 控制器 PWM PFC Combo RoHS:否 制造商:Texas Instruments 開關頻率:27 KHz 上升時間: 下降時間: 工作電源電壓:6 V to 15 V 工作電源電流:1.5 mA 輸出端數(shù)量:1 最大工作溫度:+ 105 C 安裝風格:SMD/SMT 封裝 / 箱體:TSSOP-14 |
| FAN4802SMY | 功能描述:電流型 PWM 控制器 PFC/PWM Controller Combination RoHS:否 制造商:Texas Instruments 開關頻率:27 KHz 上升時間: 下降時間: 工作電源電壓:6 V to 15 V 工作電源電流:1.5 mA 輸出端數(shù)量:1 最大工作溫度:+ 105 C 安裝風格:SMD/SMT 封裝 / 箱體:TSSOP-14 |
| FAN4802SNY | 功能描述:電流型 PWM 控制器 PFC/PWM Controller Combination RoHS:否 制造商:Texas Instruments 開關頻率:27 KHz 上升時間: 下降時間: 工作電源電壓:6 V to 15 V 工作電源電流:1.5 mA 輸出端數(shù)量:1 最大工作溫度:+ 105 C 安裝風格:SMD/SMT 封裝 / 箱體:TSSOP-14 |
| FAN4803 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:8-Pin PFC and PWM Controller Combo |
| FAN4803CP1 | 功能描述:功率因數(shù)校正 IC PFC/PWM Controller Combo RoHS:否 制造商:Fairchild Semiconductor 開關頻率:300 KHz 最大功率耗散: 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。