Revision 10 1-11 Table 1-5 describes the different configuration requirements of BST pins and their functionality in different mod" />
參數(shù)資料
型號(hào)： EX64-FTQ100
廠商： Microsemi SoC
文件頁(yè)數(shù)： 7/48頁(yè)
文件大?。?/td> 0K
描述： IC FPGA ANTIFUSE 3K 100-TQFP
標(biāo)準(zhǔn)包裝： 90
系列： EX
邏輯元件/單元數(shù)： 128
輸入/輸出數(shù)： 56
門(mén)數(shù)： 3000
電源電壓： 2.3 V ~ 2.7 V
安裝類(lèi)型： 表面貼裝
工作溫度： 0°C ~ 70°C
封裝/外殼： 100-LQFP
供應(yīng)商設(shè)備封裝： 100-TQFP（14x14）
eX Family FPGAs
Revision 10
1-11
Table 1-5 describes the different configuration requirements of BST pins and their functionality in different
modes.
TRST Pin
The TRST pin functions as a dedicated Boundary-Scan Reset pin when the Reserve JTAG Test Reset
option is selected, as shown in Figure 1-12. An internal pull-up resistor is permanently enabled on the
TRST pin in this mode. It is recommended to connect this pin to GND in normal operation to keep the
JTAG state controller in the Test-Logic-Reset state. When JTAG is being used, it can be left floating or be
driven HIGH.
When the Reserve JTAG Test Reset option is not selected, this pin will function as a regular I/O. If
unused as an I/O in the design, it will be configured as a tristated output.
JTAG Instructions
Table 1-6 lists the supported instructions with the corresponding IR codes for eX devices.
Table 1-7 lists the codes returned after executing the IDCODE instruction for eX devices. Note that bit 0
is always “1.” Bits 11-1 are always “02F”, which is Microsemi SoC Products Group's manufacturer code.
Table 1-5 Boundary-Scan Pin Configurations and Functions
Mode
Designer "Reserve JTAG" Selection
TAP Controller State
Dedicated (JTAG)
Checked
Any
Flexible (User I/O)
Unchecked
Test-Logic-Reset
Flexible (JTAG)
Unchecked
Any EXCEPT Test-Logic-Reset
Table 1-6 JTAG Instruction Code
Instructions (IR4: IR0)
Binary Code
EXTEST
00000
SAMPLE / PRELOAD
00001
INTEST
00010
USERCODE
00011
IDCODE
00100
HIGHZ
01110
CLAMP
01111
Diagnostic
10000
BYPASS
11111
Reserved
All others
Table 1-7 IDCODE for eX Devices
Device
Revision
Bits 31-28
Bits 27-12
eX64
0
8
40B2, 42B2
eX128
0
9
40B0, 42B0
eX256
0
9
40B5, 42B5
eX64
1
A
40B2, 42B2
eX128
1
B
40B0, 42B0
eX256
1
B
40B5, 42B5
相關(guān)PDF資料
PDF描述
BR24L02FJ-WE2 IC EEPROM 2KBIT 400KHZ 8SOP
A3PN030-Z1VQG100I IC FPGA NANO 30K GATES 100-VQFP
A3P030-1VQG100I IC FPGA 1KB FLASH 30K 100-VQFP
A3PN030-Z1VQ100I IC FPGA NANO 30K GATES 100-VQFP
A3P030-1VQ100I IC FPGA 1KB FLASH 30K 100-VQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EX64-FTQ100A 制造商:ACTEL 制造商全稱(chēng):Actel Corporation 功能描述:eX Family FPGAs
EX64-FTQ100I 制造商:ACTEL 制造商全稱(chēng):Actel Corporation 功能描述:eX Family FPGAs
EX64-FTQ100PP 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:eX Family FPGAs
EX64-FTQ128 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:eX Family FPGAs
EX64-FTQ128I 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:eX Family FPGAs
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*