1-20 Revision 10 The estimation of the dynamic power dissipation is a piece-wise linear summation of the " />
參數(shù)資料
型號: EX128-FTQG64
廠商: Microsemi SoC
文件頁數(shù): 17/48頁
文件大?。?/td> 0K
描述: IC FPGA ANTIFUSE 6K 64-TQFP
標(biāo)準(zhǔn)包裝: 160
系列: EX
邏輯元件/單元數(shù): 256
輸入/輸出數(shù): 46
門數(shù): 6000
電源電壓: 2.3 V ~ 2.7 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 70°C
封裝/外殼: 64-LQFP
供應(yīng)商設(shè)備封裝: 64-TQFP(10x10)
eX FPGA Architecture and Characteristics
1-20
Revision 10
The estimation of the dynamic power dissipation is a piece-wise linear summation of the power
dissipation of each component.
Dynamic power dissipation = VCCA2 * [(mc * Ceqcm * fmC)Comb Modules + (ms * Ceqsm * fmS)Seq Modules
+ (n * Ceqi * fn)Input Buffers + (0.5 * (q1 * Ceqcr * fq1) + (r1 * fq1))RCLKA + (0.5 * (q2 * Ceqcr * fq2)
+ (r2 * fq2))RCLKB + (0.5 * (s1 * Ceqhv * fs1)+(Ceqhf * fs1))HCLK] + VCCI2 * [(p * (Ceqo + CL)
* fp)Output Buffers]
where:
The eX, SX-A and RTSX-S Power Calculator can be used to estimate the total power dissipation (static
mc
= Number of combinatorial cells switching at frequency fm, typically 20% of C-cells
ms
= Number of sequential cells switching at frequency fm, typically 20% of R-cells
n
= Number of input buffers switching at frequency fn, typically number of inputs / 4
p
= Number of output buffers switching at frequency fp, typically number of outputs / 4
q1
= Number of R-cells driven by routed array clock A
q2
= Number of R-cells driven by routed array clock B
r1
= Fixed capacitance due to routed array clock A
r2
= Fixed capacitance due to routed array clock B
s1
= Number of R-cells driven by dedicated array clock
Ceqcm = Equivalent capacitance of combinatorial modules
Ceqsm = Equivalent capacitance of sequential modules
Ceqi
= Equivalent capacitance of input buffers
Ceqcr = Equivalent capacitance of routed array clocks
Ceqhv = Variable capacitance of dedicated array clock
Ceqhf = Fixed capacitance of dedicated array clock
Ceqo
= Equivalent capacitance of output buffers
CL
= Average output loading capacitance, typically 10 pF
fmc
= Average C-cell switching frequency, typically F/10
fms
= Average R-cell switching frequency, typically F/10
fn
= Average input buffer switching frequency, typically F/5
fp
= Average output buffer switching frequency, typically F/5
fq1
= Frequency of routed clock A
fq2
= Frequency of routed clock B
fs1
= Frequency of dedicated array clock
相關(guān)PDF資料
PDF描述
EX64-PTQ64 IC FPGA ANTIFUSE 3K 64-TQFP
ACM43DRTN-S13 CONN EDGECARD EXTEND 86POS 0.156
ABM43DRTN-S13 CONN EDGECARD EXTEND 86POS .156
BR25L010FJ-WE2 IC EEPROM 1KBIT 5MHZ 8SOP
ACM43DRTH-S13 CONN EDGECARD EXTEND 86POS 0.156
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EX128-PCS100 制造商:未知廠家 制造商全稱:未知廠家 功能描述:eX Family FPGAs
EX128-PCS100A 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:eX Family FPGAs
EX128-PCS100I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:eX Family FPGAs
EX128-PCS100PP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:eX Family FPGAs
EX128-PCS128 制造商:未知廠家 制造商全稱:未知廠家 功能描述:eX Family FPGAs