- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17112 > EVAL-ADUC841QSZ (Analog Devices Inc)KIT DEV FOR ADUC841 QUICK START PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADUC841QSZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 22/88頁 |
| 文件大小： | 0K |
| 描述： | KIT DEV FOR ADUC841 QUICK START |
| 產(chǎn)品培訓(xùn)模塊： | Process Control |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | QuickStart™ 套件 |
| 類型： | MCU |
| 適用于相關(guān)產(chǎn)品： | ADuC841 |
| 所含物品： | 評估板、電源、纜線、軟件和說明文檔 |
| 產(chǎn)品目錄頁面： | 739 (CN2011-ZH PDF) |
| 相關(guān)產(chǎn)品： | ADUC841BCPZ62-3-ND - IC MCU 62K FLASH ADC/DAC 56LFCSP ADUC841BCPZ62-5-ND - IC MCU 62K FLASH ADC/DAC 56LFCSP ADUC841BCPZ8-3-ND - IC MCU 8KB FLASH ADC/DAC 56LFCSP ADUC841BCPZ8-5-ND - IC MCU 8KB FLASH ADC/DAC 56LFCSP ADUC841BSZ62-5-ND - IC ADC/DAC 12BIT W/MCU 52-MQFP ADUC841BSZ62-3-ND - IC ADC/DAC 12BIT W/MCU 52-MQFP |
| 其它名稱： | EVAL-ADUC841QS EVAL-ADUC841QS-ND |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
ADuC841/ADuC842/ADuC843
Rev. 0 | Page 29 of 88
If using the temperature sensor as the ADC input, the ADC
should be configured to use an ADCCLK of MCLK/32 and four
acquisition clocks.
Increasing the conversion time on the temperature monitor
channel improves the accuracy of the reading. To further
improve the accuracy, an external reference with low tempera-
ture drift should also be used.
ADC DMA Mode
The on-chip ADC has been designed to run at a maximum
conversion speed of 2.38 s (420 kHz sampling rate). When
converting at this rate, the ADuC841/ADuC842/ADuC843
MicroConverter has 2 s to read the ADC result and to store the
result in memory for further postprocessing; otherwise the next
ADC sample could be lost. In an interrupt driven routine, the
MicroConverter would also have to jump to the ADC interrupt
service routine, which also increases the time required to store
the ADC results. In applications where the parts cannot sustain
the interrupt rate, an ADC DMA mode is provided.
To enable DMA mode, Bit 6 in ADCCON2 (DMA) must be set,
which allows the ADC results to be written directly to a 16 MByte
external static memory SRAM (mapped into data memory
space) without any interaction from the core of the part. This
mode allows the part to capture a contiguous sample stream at
full ADC update rates (420 kHz).
Typical DMA Mode Configuration Example
Setting the parts to DMA mode consists of the following steps:
1.
The ADC must be powered down. This is done by ensuring
that MD1 and MD0 are both set to 0 in ADCCON1.
2.
The DMA address pointer must be set to the start address
of where the ADC results are to be written. This is done by
writing to the DMA mode address pointers DMAL, DMAH,
and DMAP. DMAL must be written to first, followed by
DMAH, and then by DMAP.
3.
The external memory must be preconfigured. This consists
of writing the required ADC channel IDs into the top four
bits of every second memory location in the external
SRAM, starting at the first address specified by the DMA
address pointer. Because the ADC DMA mode operates
independently from the ADuC841/ADuC842/ADuC843
core, it is necessary to provide it with a stop command.
This is done by duplicating the last channel ID to be
converted followed by 1111 into the next channel selection
field. A typical preconfiguration of external memory is
shown in Figure 34.
11
1
00
1
00
1
10
0
01
0
1
00
1
0
00000AH
000000H
CONVERT ADC CH 2
CONVERT ADC CH 5
CONVERT ADC CH 3
CONVERT TEMP SENSOR
STOP COMMAND
REPEAT LAST CHANNEL
FOR A VALID STOP
CONDITION
03260-
0-
033
Figure 34. Typical DMA External Memory Preconfiguration
4.
The DMA is initiated by writing to the ADC SFRs in the
following sequence:
a.
ADCCON2 is written to enable the DMA mode, i.e.,
MOV ADCCON2, #40H; DMA mode enabled.
b.
ADCCON1 is written to configure the conversion
time and power-up of the ADC. It can also enable
Timer 2 driven conversions or external triggered
conversions if required.
c.
ADC conversions are initiated. This is done by starting
single conversions, starting Timer 2, running for
Timer 2 conversions, or receiving an external trigger.
When the DMA conversions are complete, the ADC interrupt
bit, ADCI, is set by hardware, and the external SRAM contains
the new ADC conversion results as shown in Figure 35. Note
that no result is written to the last two memory locations.
When the DMA mode logic is active, it takes the responsibility
of storing the ADC results away from both the user and the core
logic of the part. As the DMA interface writes the results of the
ADC conversions to external memory, it takes over the external
memory interface from the core. Thus, any core instructions
that access the external memory while DMA mode is enabled
does not get access to the external memory. The core executes
the instructions, and they take the same time to execute, but
they cannot access the external memory.
11
00
11
00
11
10
0
01
0
1
00
10
00000A H
000000H
CONVERSION RESULT
FOR ADC CH 2
CONVERSION RESULT
FOR ADC CH 5
CONVERSION RESULT
FOR ADC CH 3
CONVERSION RESULT
FOR TEMP SENSOR
STOP COMMAND
NO CONVERSION
RESULT WRITTEN HERE
03260-
0-
034
Figure 35. Typical External Memory Configuration Post ADC DMA Operation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HBM11DRAI | CONN EDGECARD 22POS R/A .156 SLD |
| EVAL-ADUC834QSZ | KIT DEV QUICK START ADUC834 |
| EVAL-ADUC847QSZ | KIT DEV QUICK START FOR ADUC847 |
| GBM24DTKT | CONN EDGECARD 48POS DIP .156 SLD |
| EVAL-ADUC7026QSZ | KIT DEV FOR ADUC7026/7027 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADUC842QS | 功能描述:KIT DEV FOR ADUC842 QUICK START RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ 套件 產(chǎn)品培訓(xùn)模塊:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色產(chǎn)品:Blackfin? BF50x Series Processors 標(biāo)準(zhǔn)包裝:1 系列:Blackfin® 類型:DSP 適用于相關(guān)產(chǎn)品:ADSP-BF548 所含物品:板，軟件，4x4 鍵盤，光學(xué)撥輪，QVGA 觸摸屏 LCD 和 40G 硬盤 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相關(guān)產(chǎn)品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA |
| EVAL-ADUC842QS1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU |
| EVAL-ADUC842QSP1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU |
| EVAL-ADUC842QSP2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU |
| EVAL-ADUC842QSPZ | 功能描述:KIT DEV QUICK START ADUC842 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ PLUS 套件 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，線纜，元件，CD，PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。