- 您現在的位置：買賣IC網 > PDF目錄16582 > EVAL-AD9832SDZ (Analog Devices Inc)BOARD EVAL FOR AD9832 PDF資料下載
參數資料
| 型號： | EVAL-AD9832SDZ |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 6/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD9832 |
| 標準包裝： | 1 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD9832
Data Sheet
Rev. E | Page 14 of 28
FUNCTIONAL DESCRIPTION
SERIAL INTERFACE
The AD9832 has a serial interface, with 16 bits being loaded
during each write cycle. SCLK, SDATA, and FSYNC are used to
load the word into the AD9832.
When FSYNC is taken low, the AD9832 is informed that a word
is being written to the device. The first bit is read into the device
on the next SCLK falling edge with the remaining bits being read
into the device on the subsequent SCLK falling edges. FSYNC
frames the 16 bits; therefore, when 16 SCLK falling edges have
occurred, FSYNC should be taken high again. The SCLK can be
continuous, or alternatively, the SCLK can idle high or low between
write operations.
Table 5. Control Registers
Register
Size
Description
FREQ0 REG
32 bits
Frequency Register 0. This defines the
output frequency, when FSELECT = 0,
as a fraction of the MCLK frequency.
FREQ1 REG
32 bits
Frequency Register 1. This defines the
output frequency, when FSELECT = 1,
as a fraction of the MCLK frequency.
PHASE0 REG
12 bits
Phase Offset Register 0. When PSEL0 =
PSEL1 = 0, the contents of this register
are added to the output of the phase
accumulator.
PHASE1 REG
12 bits
Phase Offset Register 1. When PSEL0 = 1
and PSEL1 = 0, the contents of this
register are added to the output of the
phase accumulator.
PHASE2 REG
12 bits
Phase Offset Register 2. When PSEL0 = 0
and PSEL1 = 1, the contents of this
register are added to the output of the
phase accumulator.
PHASE3 REG
12 bits
Phase Offset Register 3. When PSEL0 =
PSEL1 = 1, the contents of this register
are added to the output of the phase
accumulator.
When writing to a frequency/phase register, the first four bits
identify whether a frequency or phase register is being written to,
the next four bits contain the address of the destination register,
while the 8 LSBs contain the data. Table 6 lists the addresses for
the phase/frequency registers, and Table 7 and Table 8 list the
data structure for each.
For an example on programming the AD9832, see the AN-621
application note, Programming the AD9832/AD9835, at
Table 6. Addressing the Registers
A3
A2
A1
A0
Destination Register
0
FREQ0 REG 8 L LSBs
0
1
FREQ0 REG 8 H LSBs
0
1
0
FREQ0 REG 8 L MSBs
0
1
FREQ0 REG 8 H MSBs
0
1
0
FREQ1 REG 8 L LSBs
0
1
0
1
FREQ1 REG 8 H LSBs
0
1
0
FREQ1 REG 8 L MSBs
0
1
FREQ1 REG 8 H MSBs
1
0
PHASE0 REG 8 LSBs
1
0
1
PHASE0 REG 8 MSBs
1
0
1
0
PHASE1 REG 8 LSBs
1
0
1
PHASE1 REG 8 MSBs
1
0
PHASE2 REG 8 LSBs
1
0
1
PHASE2 REG 8 MSBs
1
0
PHASE3 REG 8 LSBs
1
PHASE3 REG 8 MSBs
Table 7. 32-Bit Frequency Word
16 MSBs
16 LSBs
8 H MSBs
8 L MSBs
8 H LSBs
8 L LSBs
Table 8. 12-Bit Frequency Word
4 MSBs (The 4 MSBs of the
8-Bit Word Loaded = 0)
8 LSBs
DIRECT DATA TRANSFER AND DEFERRED DATA
TRANSFER
Within the AD9832, 16-bit transfers are used when loading the
destination frequency/phase register. There are two modes for
loading a register, direct data transfer and a deferred data transfer.
With a deferred data transfer, the 8-bit word is loaded into the
defer register (8 LSBs or 8 MSBs). However, this data is not
loaded into the 16-bit data register; therefore, the destination
register is not updated. With a direct data transfer, the 8-bit word is
loaded into the appropriate defer register (8 LSBs or 8 MSBs).
Immediately following the loading of the defer register, the
contents of the complete defer register are loaded into the 16-bit
data register and the destination register is loaded on the next
MCLK rising edge. When a destination register is addressed, a
deferred transfer is needed first followed by a direct transfer.
When all 16 bits of the defer register contain relevant data, the
destination register can then be updated using 8-bit loading
rather than 16-bit loading, that is, direct data transfers can be
used. For example, after a new 16-bit word has been loaded to a
destination register, the defer register will also contain this
word. If the next write instruction is to the same destination
register, the user can use direct data transfers immediately.
相關PDF資料 |
PDF描述 |
|---|---|
| RCM24DRPI | CONN EDGECARD 48POS DIP .156 SLD |
| RBM18DRMS | CONN EDGECARD 36POS .156 WW |
| RMM08DRKN | CONN EDGECARD 16POS DIP .156 SLD |
| CI100505-47NJ | INDUCTOR MULTI LAYER CHIP 47NH |
| RMM08DRKH | CONN EDGECARD 16POS DIP .156 SLD |
相關代理商/技術參數 |
參數描述 |
|---|---|
| EVAL-AD9833EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:+2.5 V to +5.5 V, 25 MHz Low Power CMOS Complete DDS |
| EVAL-AD9833EBZ | 制造商:Analog Devices 功能描述:Evaluation Board For IC Programmable Waveform Generator 制造商:Analog Devices 功能描述:PROGRAMMABLE WAVEFORM GENERATOR - Bulk |
| EVAL-AD9833SDZ | 功能描述:BOARD EVAL FOR AD9833 RoHS:是 類別:編程器，開發(fā)系統 >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:數字電位器 嵌入式:- 已用 IC / 零件:AD5258 主要屬性:- 次要屬性:- 已供物品:板 相關產品:AD5258BRMZ1-ND - IC POT DGTL I2C1K 64P 10MSOPAD5258BRMZ10-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ100-ND - IC POT DGTL I2C 100K 64P 10MSOPAD5258BRMZ50-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ1-R7-ND - IC POT DGTL I2C 1K 64P 10MSOPAD5258BRMZ10-R7-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ50-R7-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ100-R7-ND - IC POT DGTL I2C 100K 64P 10MSOP |
| EVAL-AD9834EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD9834EBZ | 制造商:Analog Devices 功能描述:Evaluation Kit For 20 MW Power, 2.3 V To 5.5 V, 75 MHz Complete DDS 制造商:Analog Devices 功能描述:EVAL KIT FOR 20 MW PWR, 2.3V TO 5.5 V, 75 MHZ COMPLETE DDS - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。