- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17026 > EVAL-AD977ACB (Analog Devices Inc)BOARD EVAL FOR AD977A PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD977ACB |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 15/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD977A |
| 標準包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 200k |
| 數(shù)據(jù)接口： | 串行 |
| 輸入范圍： | ±10 V |
| 在以下條件下的電源（標準）： | 100mW @ 200kSPS |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD977A |
| 已供物品： | 板 |
| 相關產(chǎn)品： | AD977CRSZ-ND - IC ADC 16BIT SRL 100KSPS 28SSOP AD977BRZ-ND - IC ADC 16BIT 100KSPS 20SOIC AD977BRSZ-ND - IC ADC 16BIT 100KSPS 28SSOP AD977BNZ-ND - IC ADC 16BIT 100KSPS 20DIP AD977ARSZ-ND - IC ADC 16BIT 100KSPS 28SSOP AD977ACRZ-ND - IC ADC 16BIT 200KSPS 20SOIC AD977ACRSZ-ND - IC ADC 16BIT 200KSPS 28SSOP AD977ABNZ-ND - IC ADC 16BIT 200KSPS 20DIP AD977ACNZ-ND - IC ADC 16BIT 200KSPS 20DIP AD977AANZ-ND - IC ADC 16BIT 200KSPS 20DIP 更多... |
AD977/AD977A
–22–
REV. D
DATA
NULL BIT
DEVICE DATA #1
DEVICE
DATA #2
15
0
15
DCLK
R/
C
BUSY
Figure 28. TAG Timing Diagram for Two Concatenated
AD977/AD977As
POWER-DOWN FEATURE
The AD977/AD977A has analog and reference power-down
capability through the PWRD pin. When the PWRD pin is
taken high, the power consumption drops from a maximum
value of 100 mW to a typical value of 50
W. When in the
power-down mode the previous conversion results are still avail-
able in the internal registers and can be read out providing it has
not already been shifted out.
When used with an external reference, connected to the REF
pin and a 2.2
F capacitor, connected to the CAP pin, the
power up recovery time is typically 1 ms. This typical value of
1 ms for recovery time depends on how much charge has decayed
from the external 2.2
F capacitor on the CAP pin and assumes
that it has decayed to zero. The 1 ms recovery time has been
specified such that settling to 16-bits has been achieved.
When used with the internal reference, the dominant time con-
stant for power-up recovery is determined by the external
capacitor on the REF pin and the internal 4K impedance seen
at that pin. An external 2.2
F capacitor is recommended for the
REF pin.
CONSIDERATIONS WHEN USING MULTIPLEXED
INPUTS
Consideration must be given to the effect on A/D performance
in applications that require the use of analog multiplexers or analog
switches to interface multiple signals to the AD977/AD977A. The
nonzero “on” resistance of a multiplexer or switch, at the input
to the AD977/AD977A, will increase the system offset and gain
error. As an example, consider the AD977 configured for an input
voltage range of
±10 V dc. For every 5 of source impedance
(in addition to the required external 200
input resistor) an
offset error of 1 LSB would be introduced and the positive
gain error would increase by an added 0.00375% of full scale.
This error, due to nonzero source impedance, can be cor-
rected through a hardware or software system level calibration,
but will only be valid at the temperature and input voltage
present at the time of calibration. Another factor to consider is
that most analog multiplexers and switches exhibit a nonlinear
relationship between input signal level and on resistance. This
will introduce added distortion products that will degrade THD,
S/(N+D) and INL. For these reasons it is recommended that an
appropriate buffer be used between the output of the multiplexer
and the input of the AD977.
When switching the input to the multiplexer, and subsequently
the input to the AD977, it is recommended that the transition
be made to occur either immediately after the current conver-
sion is complete or shortly after the beginning of a conversion.
MICROPROCESSOR INTERFACING
The AD977/AD977A is ideally suited for traditional dc mea-
surement applications supporting a microprocessor, and ac
signal processing applications interfacing to a digital signal
processor. The AD977/AD977A is designed to interface with a
general purpose serial port or I/O ports on a microcontroller. A
variety of external buffers can be used with the AD977/AD977A
to prevent digital noise from coupling into the ADC. The
following sections illustrate the use of the AD977/AD977A with
an SPI equipped microcontroller and the ADSP-2181 signal
processor.
SPI Interface
Figure 29 shows a general interface diagram between the
AD977/AD977A and an SPI equipped microcontroller. This
interface assumes that the convert pulses will originate from the
microcontroller and that the AD977/AD977A will act as the
slave device. The convert pulse could be initiated in response to
an internal timer interrupt. The reading of output data, one byte
at a time, if necessary, could be initiated in response to the end-
of-conversion signal (
BUSY going high).
+5V
SDI
SCK
I/O PORT
IRQ
SPI
DATACLK
DATA
TAG
AD977/
AD977A
EXT/INT
CS
BUSY
R/C
Figure 29. AD977/AD977A to SPI Interface
ADSP-2181 Interface
Figure 30 shows an interface between the AD977/AD977A and
the ADSP-2181 Digital Signal Processor. The AD977/AD977A
is configured for the Internal Clock mode (EXT/
INT = 0) and
will therefore act as the master device. The convert command is
shown generated from an external oscillator in order to provide
a low jitter signal appropriate for both dc and ac measurements.
Because the SPORT, within the ADSP-2181, will be seeing a
discontinuous external clock, some steps are required to ensure
that the serial port is properly synchronized to this clock during
each data read operation. The recommended procedure to ensure
this is as follows,
– enable SPORT0 through the System Control register
– set the SCLK Divide register to zero
– setup PF0 and PF1 as outputs by setting bits 0 and 1 in
PFTYPE
– force RFS0 low through PF0. The Receive Frame Sync signal
has been programmed active high
– enable AD977/AD977A by forcing
CS = 0 through PF1
– enable SPORT0 Receive Interrupt through the IMASK register
– wait for at least one full conversion cycle of the AD977/AD977A
and throw away the received data
– disable the AD977/AD977A by forcing
CS = 1 through PF1
– wait for a period of time equal to one conversion cycle
– force RFS0 high through PF0
– enable the AD977/AD977A by forcing
CS = 0 through PF1
相關PDF資料 |
PDF描述 |
|---|---|
| VE-BWZ-EY | CONVERTER MOD DC/DC 2V 20W |
| VE-BWZ-EX | CONVERTER MOD DC/DC 2V 30W |
| GSM10DRYN | CONN EDGECARD 20POS DIP .156 SLD |
| EVAL-AD976CB | BOARD EVAL FOR AD976 |
| VE-BWZ-EW | CONVERTER MOD DC/DC 2V 40W |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD977CB | 功能描述:BOARD EVAL FOR AD977 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD9830EBZ | 功能描述:BOARD EVALUATION AD9830 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-AD9831EB | 制造商:Analog Devices 功能描述: |
| EVAL-AD9831EBZ | 功能描述:BOARD EVALUATION AD9831 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-AD9832EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk 制造商:Analog Devices 功能描述:AD9832 EVAL BOARD |
發(fā)布緊急采購，3分鐘左右您將得到回復。