VDD = 2.35 V to 5.25 V, T
參數(shù)資料
型號(hào): EVAL-AD7910CBZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 21/24頁(yè)
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR AD7910
標(biāo)準(zhǔn)包裝: 1
ADC 的數(shù)量: 1
位數(shù): 10
采樣率(每秒): 250k
數(shù)據(jù)接口: 串行
輸入范圍: 0 ~ Vdd
在以下條件下的電源(標(biāo)準(zhǔn)): 12.5mW @ 250kSPS,5V
工作溫度: -40°C ~ 85°C
已用 IC / 零件: AD7910
已供物品: 板,CD
相關(guān)產(chǎn)品: AD7910ARMZ-ND - IC ADC 10BIT 250KSPS 8MSOP
AD7910AKSZ-REEL7-ND - IC ADC 10BIT SRL 250KSPS SC70-6
AD7910AKSZ-500RL7TR-ND - IC ADC 10BIT SRL 250KSPS SC70-6
AD7910AKSZ-REEL-ND - IC ADC 10BIT SRL 250KSPS SC70-6
AD7910/AD7920
Rev. C | Page 6 of 24
TIMING SPECIFICATIONS
VDD = 2.35 V to 5.25 V, TA = TMIN to TMAX, unless otherwise noted.
Table 3.
Parameter1
AD7910/AD7920
Limit at TMIN, TMAX
Unit
Description
fSCLK2
10
kHz min3
5
MHz max
tCONVERT
14 × tSCLK
AD7910
16 × tSCLK
AD7920
tQUIET
50
ns min
Minimum quiet time required between bus relinquish and start of next
conversion
t1
10
ns min
Minimum CS pulse width
t2
10
ns min
CS to SCLK setup time
t34
22
ns max
Delay from CS until SDATA three-state disabled
t4
40
ns max
Data access time after SCLK falling edge
t5
0.4 × tSCLK
ns min
SCLK low pulse width
t6
0.4 × tSCLK
ns min
SCLK high pulse width
t75, 6
SCLK to data valid hold time
10
ns min
VDD ≤ 3.3 V
9.5
ns min
3.3 V < VDD ≤ 3.6 V
7
ns min
VDD > 3.6 V
36
ns max
SCLK falling edge to SDATA three-state
See Note 7
ns min
SCLK falling edge to SDATA three-state
tPOWER-UP8
1
μs max
Power-up time from full power-down
1 Guaranteed by characterization. All input signals are specified with tr = tf = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.
2 Mark/Space ratio for the SCLK input is 40/60 to 60/40.
3 Minimum fSCLK at which specifications are guaranteed.
4 Measured with the load circuit of Figure 2 and defined as the time required for the output to cross 0.8 V or 1.8 V when VDD = 2.35 V and 0.8 V or 2.0 V for VDD > 2.35 V.
5 Measured with a 50 pF load capacitor.
6 t8 is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then extrapolated
back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t8, shown in the Timing Specifications is the true bus relinquish
time of the part and is independent of the bus loading.
7 T7 values apply to t8 minimum values also.
8 See Power-Up Time section.
200
μAI
OL
200
μAI
OH
1.6V
TO OUTPUT
PIN
CL
50pF
02976-002
Figure 2. Load Circuit for Digital Output Timing Specifications
相關(guān)PDF資料
PDF描述
VI-B32-EY CONVERTER MOD DC/DC 15V 50W
SDR0503-150ML INDUCTOR POWER 15UH 20% SMD
VI-B31-EY CONVERTER MOD DC/DC 12V 50W
MLK1005S4N3S INDUCTOR MULTILAYER 4.3NH 0402
EBM24DRMI CONN EDGECARD 48POS .156 WW
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7912CB 功能描述:BOARD EVALUATION FOR AD7912 RoHS:否 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7912CBZ 功能描述:BOARD EVALUATION FOR AD7912 RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7920CB 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:250 kSPS, 10-/12-Bit ADCs in 6-Lead SC70
EVAL-AD7920CBZ 功能描述:BOARD EVALUATION FOR AD7920 RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7922CB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk