- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362802 > EVAL-AD7892-3CB (Analog Devices, Inc.) LC2MOS Single Supply, 12-Bit 600 kSPS ADC PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-AD7892-3CB |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | LC2MOS Single Supply, 12-Bit 600 kSPS ADC |
| 中文描述： | LC2MOS單電源，12位600 ksps模數(shù)轉(zhuǎn)換器 |
| 文件頁(yè)數(shù)： | 7/14頁(yè) |
| 文件大?。?/td> | 144K |
| 代理商： | EVAL-AD7892-3CB |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
AD7892
REV. C
–7–
Pin
No.
Mnemonic
Description
16
DB4/SCLK
Data Bit 4/Serial Clock. When the device is in its parallel mode, this pin is Data Bit 4, a three-state
TTL-compatible output. When the device is in its serial mode, this becomes the serial clock pin,
SCLK. SCLK is an input and an external serial clock must be provided at this pin to obtain serial
data from the AD7892. Serial data is clocked out from the output shift register on the rising edges
of SCLK after
RFS
goes low.
Data Bit 3/Receive Frame Synchronization. When the device is in its parallel mode, this pin is Data
Bit 3, a three-state TTL-compatible output. When the device is in its serial mode, this becomes the
receive frame synchronization input with
RFS
provided externally to obtain serial data from the
AD7892.
Data Bit 2. Three-state TTL-compatible output. This output should be left unconnected when the
device is in its serial mode.
Data Bit 1. Three-state TTL-compatible output. This output should be left unconnected when the
device is in its serial mode.
Data Bit 0 (LSB). Three-state TTL-compatible output. Output coding is two’s complement for
AD7892-1 and AD7892-3 and straight (natural) binary for AD7892-2. This output should be left
unconnected when the device is in its serial mode.
Read. Active low logic input which is used in conjunction with
CS
low to enable the data outputs.
Chip Select. Active low logic input which is used in conjunction with
RD
to enable the data outputs.
End-of-Conversion. Active low logic output indicating converter status. The end of conversion is
signified by a low going pulse on this line. The duration of this
EOC
pulse is nominally 100 ns.
Convert Start. Logic Input. A low-to-high transition on this input puts the track/hold into its hold
mode and starts conversion.
17
DB3/
RFS
18
DB2
19
DB1
20
DB0
21
22
23
RD
CS
EOC
24
CONVST
PIN CONFIGURATION
DIP and SOIC
V
DD
REF OUT/REF IN
AGND
MODE
DB0 (LSB)
DB1
DB2
V
IN2
V
IN1
DB11/LOW
DB3/
RFS
DB10/LOW
DB4/SCLK
DB9
DB5/SDATA
DB8
DGND
DB7
DB6
14
1
2
24
23
5
6
7
20
19
18
3
4
22
21
8
17
9
16
10
15
11
TOP VIEW
(Not to Scale)
12
13
AD7892
STANDBY
CONVST
EOC
CS
RD
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-AD7898CB | Evaluation Board for 5V, 12-Bit, Serial 220kSPS ADC in 8-Pin Package |
| EVAL-AD7899CB | Evaluation Board for 5V, 12-Bit, Serial 220kSPS ADC in 8-Pin Package |
| EVAL-AD7923CB2 | 4-Channel, 200 kSPS, 12-Bit ADC with Sequencer in 16-Lead TSSOP |
| EVAL-AD7933CB | 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer |
| EVAL-AD7934CB | 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7894-10CB | 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD I.C. - Bulk |
| EVAL-AD7894-2CB | 制造商:Analog Devices 功能描述:TOOLS:DEVELOPMENT BOARDS H/W 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD I.C. - Bulk |
| EVAL-AD7894-3CB | 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD I.C. - Bulk |
| EVAL-AD7896CB | 制造商:Analog Devices 功能描述:Evaluation Control Board For 2.7V To 5.5V,12Bit Serial 8mS ADC 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD I.C. - Bulk |
| EVAL-AD7896CBZ | 制造商:Analog Devices 功能描述:Evaluation Board For 2.7V To 5.5V, 12-Bit Serial 8mS ADC 制造商:Analog Devices 功能描述:EVAL BD FOR 2.7V TO 5.5V, 12-BIT SERL 8MS ADC - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。