- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17048 > EVAL-AD7783EBZ (Analog Devices Inc)BOARD EVAL FOR AD7783 PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-AD7783EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 7/12頁(yè) |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD7783 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 32k |
| 數(shù)據(jù)接口： | SPI?、QSPI?、MICROWIRE? 和 DSP |
| 輸入范圍： | ±2.56 V |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7783 |
| 已供物品： | 板 |
–4–
AD7783
Limit at TMIN, TMAX
Parameter
(B Version)
Unit
Conditions/Comments
t1
30.5176
ms typ
Crystal Oscillator Period
tADC
50.54
ms typ
19.79 Hz Update Rate
t2
0
ns min
CS Falling Edge to DOUT Active
60
ns max
VDD = 4.75 V to 5.25 V
80
ns max
VDD = 2.7 V to 3.6 V
t3
2
tADC
ns typ
Channel Settling Time
t4
3
0
ns min
SCLK Active Edge to Data Valid Delay
4
60
ns max
VDD = 4.75 V to 5.25 V
80
ns max
VDD = 2.7 V to 3.6 V
t7
5
10
ns min
Bus Relinquish Time after
CS Inactive Edge
80
ns max
t8
0
ns min
CS Rising Edge to SCLK Inactive Edge Hold Time
t9
10
ns min
SCLK Inactive to DOUT High
80
ns max
Slave Mode Timing
t5
100
ns min
SCLK High Pulse Width
t6
100
ns min
SCLK Low Pulse Width
Master Mode Timing
t5
t1/2
ms typ
SCLK High Pulse Width
t6
t1/2
ms typ
SCLK Low Pulse Width
t10
t1/2
ms min
DOUT Low to First SCLK Active Edge
4
3t1/2
ms max
NOTES
1Sample tested during initial release to ensure compliance. All input signals are specified with t
R = tF = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.
2See Figure 2.
3These numbers are measured with the load circuit of Figure 1 and defined as the time required for the output to cross the V
OL or VOH limits.
4SCLK active edge is falling edge of SCLK.
5These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then
extrapolated back to remove effects of charging or discharging the 50 pF capacitor. This means the times quoted in the timing characteristics are the true bus relin-
quish times of the part and as such are independent of external bus loading capacitances.
TIMING CHARACTERISTICS1, 2 (V
DD = 2.7 V to 3.6 V or VDD = 4.75 V to 5.25 V; GND = 0 V; XTAL = 32.768 kHz;
Input Logic 0 = 0 V, Logic 1 = VDD, unless otherwise noted.)
TO OUTPUT
PIN
50pF
ISINK (1.6mA WITH VDD = 5V
100 A WITH VDD = 3V)
1.6V
ISOURCE( 200 A WITH VDD = 5V
100 A WITH VDD = 3V)
Figure 1. Load Circuit for Timing Characterization
REV. C
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GBC25DREI-S13 | CONN EDGECARD 50POS .100 EXTEND |
| EVAL-AD7171EBZ | BOARD EVAL FOR AD7171 |
| HKQ0603S3N8C-T | INDUCTOR HI FREQ 3.8NH 0201 |
| ADR441ARMZ-REEL7 | IC VREF SERIES PREC 2.5V 8-MSOP |
| ECC19DRTN-S13 | CONN EDGECARD 38POS .100 EXTEND |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7785EBZ | 功能描述:BOARD EVALUATION FOR AD7785 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7787CB | 制造商:Analog Devices 功能描述:DEVELOPMENT BOARD ((NS)) |
| EVAL-AD7787EB | 制造商:Analog Devices 功能描述:LOW PWR, 2CH 24BIT SIGMA-DELTA ADC - Bulk |
| EVAL-AD7788EB | 制造商:Analog Devices 功能描述:Development Tools, Low Power, 16/24Bit Sigma-Delta ADC 制造商:Analog Devices 功能描述:DEV TOOLS, LOW PWR, 16/24BIT SIGMA-DELTA ADC - Bulk |
| EVAL-AD7789EB | 制造商:Analog Devices 功能描述:DEV TOOLS, LOW PWR, 16/24BIT SIGMA-DELTA ADC - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。