- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362802 > EVAL-AD7783EB (Analog Devices, Inc.) Read-Only, Pin Configured 24-Bit ADC with Excitation Current Sources PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-AD7783EB |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Read-Only, Pin Configured 24-Bit ADC with Excitation Current Sources |
| 中文描述： | 只讀，引腳配置24位ADC的勵(lì)磁電流源 |
| 文件頁數(shù)： | 4/12頁 |
| 文件大?。?/td> | 217K |
| 代理商： | EVAL-AD7783EB |
REV. B
–4–
AD7783
TIMING CHARACTERISTICS
1, 2
Input Logic 0 = 0 V, Logic 1 = V
DD
, unless otherwise noted.)
Limit at T
MIN
, T
MAX
(B Version)
Parameter
Unit
m
s typ
ms typ
ns min
ns max
ns max
ns typ
ns min
ns max
ns max
ns min
ns max
ns min
ns min
ns max
Conditions/Comments
t
1
t
ADC
t
2
30.5176
50.54
0
60
80
2
￥
t
ADC
0
60
80
10
80
0
10
80
Crystal Oscillator Period
19.79 Hz Update Rate
CS
Falling Edge to DOUT Active
V
DD
= 4.75 V to 5.25 V
V
DD
= 2.7 V to 3.6 V
Channel Settling Time
SCLK Active Edge to Data Valid Delay
4
V
DD
= 4.75 V to 5.25 V
V
DD
= 2.7 V to 3.6 V
Bus Relinquish Time after
CS
Inactive Edge
t
3
t
43
t
75
t
8
t
9
CS
Rising Edge to SCLK Inactive Edge Hold Time
SCLK Inactive to DOUT High
Slave Mode Timing
t
5
t
6
Master Mode Timing
t
5
t
6
t
10
100
100
ns min
ns min
SCLK High Pulse Width
SCLK Low Pulse Width
t
1
/2
t
1
/2
t
1
/2
3t
1
/2
m
s typ
m
s typ
m
s min
m
s max
SCLK High Pulse Width
SCLK Low Pulse Width
DOUT Low to First SCLK Active Edge
4
NOTES
1
Sample tested during initial release to ensure compliance. All input signals are specified with t
R
= t
F
= 5 ns (10% to 90% of V
DD
) and timed from a voltage level of 1.6 V.
2
See Figure 2.
3
These numbers are measured with the load circuit of Figure 1 and defined as the time required for the output to cross the V
OL
or V
OH
limits.
4
SCLK active edge is falling edge of SCLK.
5
These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then
extrapolated back to remove effects of charging or discharging the 50 pF capacitor. This means the times quoted in the timing characteristics are the true bus relin-
quish times of the part and as such are independent of external bus loading capacitances.
(V
DD
= 2.7 V to 3.6 V or V
DD
= 4.75 V to 5.25 V; GND = 0 V; XTAL = 32.768 kHz;
TO OUTPUT
PIN
50pF
I
(1.6mA WITH V
DD
= 5V
100 A WITH V
DD
= 3V)
1.6V
I
(200 A WITH V
DD
= 5V
100 A WITH V
DD
= 3V)
Figure 1. Load Circuit for Timing Characterization
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-AD7843CB | Touch Screen Digitizer |
| EVAL-AD7851CB | 14-Bit 333 kSPS Serial A/D Converter |
| EVAL-AD7853CB | 3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs |
| EVAL-AD7854CB | 3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs |
| EVAL-AD7856CB | 5 V Single Supply, 8-Channel 14-Bit 285 kSPS Sampling ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7783EBZ | 功能描述:BOARD EVAL FOR AD7783 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7785EBZ | 功能描述:BOARD EVALUATION FOR AD7785 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7787CB | 制造商:Analog Devices 功能描述:DEVELOPMENT BOARD ((NS)) |
| EVAL-AD7787EB | 制造商:Analog Devices 功能描述:LOW PWR, 2CH 24BIT SIGMA-DELTA ADC - Bulk |
| EVAL-AD7788EB | 制造商:Analog Devices 功能描述:Development Tools, Low Power, 16/24Bit Sigma-Delta ADC 制造商:Analog Devices 功能描述:DEV TOOLS, LOW PWR, 16/24BIT SIGMA-DELTA ADC - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。