- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17047 > EVAL-AD7780EBZ (Analog Devices Inc)BOARD EVAL FOR AD7780 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7780EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 5/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD7780 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 16.7 |
| 數(shù)據(jù)接口： | SPI? |
| 輸入范圍： | ±5 V |
| 工作溫度： | -40°C ~ 105°C |
| 已用 IC / 零件： | AD7780 |
| 已供物品： | 板 |
AD7780
Rev. A | Page 13 of 16
DOUT/RDY is reset high when the conversion has been read.
If the conversion is not read, DOUT/RDY goes high prior to the
data register update to indicate when not to read from the device.
This ensures that a read operation is not attempted while the reg-
ister is being updated. Each conversion can be read only once. The
data register is updated for every conversion. When a conversion
is complete, the serial interface is reset, and the new conversion is
placed in the data register. Therefore, the user must ensure that
the complete word is read before the next conversion is complete.
BRIDGE POWER-DOWN SWITCH
The bridge power-down switch (BPDSW) is useful in battery-
powered applications where the optimization of system power
consumption is essential. A 350 Ω load cell typically consumes
15 mA when excited with a 5 V power supply. To minimize the
current consumption, the load cell is disconnected when it is
not being used. The bridge power-down switch can be included
in series with the load cell. When PDRST is high, the bridge power-
down switch is closed, and the load cell measures the strain. When
PDRST is low, the bridge power-down switch is opened so no
current flows through the load cell. Therefore, the current
consumption of the system is minimized. The bridge power-
down switch has an on resistance of 9 Ω maximum. The switch
is capable of withstanding 30 mA of continuous current.
When PDRST is low, the DOUT/RDY pin is tristated. When
PDRST is taken high, the internal clock requires approximately
1 ms to power up. Following power-up, the ADC continuously
converts. The first conversion requires the total settling time (see
). DOUT/
RDY goes high when PDRST is taken high and
returns low only when a conversion is available. The ADC then
converts continuously, and subsequent conversions are avail-able
at the selected update rate.
shows the timing for a read
operation from the AD7780.
DIGITAL INTERFACE
The serial interface of the AD7780 consists of two signals: SCLK
and DOUT/RDY. SCLK is the serial clock input for the device,
and data transfers occur with respect to the SCLK signal. The
DOUT/RDY pin is dual purpose: it functions as a data ready pin
and as a data output pin. DOUT/RDY goes low when a new
data-word is available in the output register. A 32-bit word is
placed on the DOUT/RDY pin when sufficient SCLK pulses are
applied. This word consists of a 24-bit conversion result and eight
status bits.
shows the status bits, and
describes
the status bits and their functions.
When the filter response is changed (using FILTER) or the gain
is changed (using GAIN), the modulator and filter are reset
immediately (see Figure 5). DOUT/RDY is set high. The ADC
then begins conversions using the selected filter response/gain
setting. DOUT/RDY remains high until the appropriate settling
time for that filter has elapsed. Therefore, the user should complete
any read operations before changing the gain or update rate.
Otherwise, 1s are read back from the AD7780 because the
DOUT/RDY pin is set high following the gain/filter change.
07
94
5-
12
1
FILTER
ERR
RDY
ID1
ID0
GAIN
PAT1
PAT0
Figure 22. Status Bits
Table 9. Status Bit Functions
Bit Name
Description
RDY
Ready bit.
0: a conversion is available.
FILTER
Filter bit.
1: 10 Hz filter is selected
0: 16.7 Hz filter is selected.
ERR
Error bit.
1: an error occurred during conversion. (An error occurs when the analog input is outside the range.)
ID1, ID0
ID bits.
ID1
ID0
Function
0
1
Indicates the ID number for the AD7780
GAIN
Gain bit.
1: gain = 1.
0: gain = 128.
PAT1, PAT0
Status pattern bits. When the user reads data from the AD7780, a pattern check can be performed.
PAT1
PAT0
Function
0
1
Indicates that the serial transfer from the ADC was performed correctly (default).
0
Indicates that the serial transfer from the ADC was not performed correctly.
1
0
Indicates that the serial transfer from the ADC was not performed correctly.
1
Indicates that the serial transfer from the ADC was not performed correctly.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ECC31DJXN-S1136 | CONN EDGECARD 62PS .100 PRESSFIT |
| ECC19DRAN | CONN EDGECARD 38POS R/A .100 SLD |
| SLP681M200C7P3 | CAP ALUM 680UF 200V 20% SNAP |
| EVAL-AD5453EBZ | BOARD EVALUATION FOR AD5453 |
| 380LX472M050K012 | CAP ALUM 4700UF 50V 20% SNAP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7781EBZ | 功能描述:BOARD EVAL FOR AD7781 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7782EB | 制造商:Analog Devices 功能描述:READ ONLY, PIN CONFIGURED 24BIT SEGMA-DELTA ADC - Bulk |
| EVAL-AD7783EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD7783EBZ | 功能描述:BOARD EVAL FOR AD7783 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7785EBZ | 功能描述:BOARD EVALUATION FOR AD7785 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。