參數(shù)資料
型號(hào): EVAL-AD7708EB
廠商: Analog Devices, Inc.
英文描述: 8-/10-Channel, Low Voltage, Low Power, ADCs
中文描述: 8-/10-Channel,低電壓,低功耗,ADC的
文件頁(yè)數(shù): 9/44頁(yè)
文件大?。?/td> 339K
代理商: EVAL-AD7708EB
REV. 0
AD7708/AD7718
–9–
TIMING CHARACTERISTICS
1, 2
(AV
DD
= 2.7 V to 3.6 V or AV
DD
= 5 V 5%; DV
DD
= 2.7 V to 3.6 V or DV
DD
= 5 V 5%; AGND =
DGND = 0 V; XTAL = 32.768 kHz; Input Logic 0 = 0 V, Logic 1 = DV
DD
unless otherwise noted.
Limit at T
MIN
, T
MAX
(B Version)
Parameter
Unit
Conditions/Comments
t
1
t
2
Read Operation
t
3
t
4
t
54
32.768
50
kHz typ
ns min
Crystal Oscillator Frequency
RESET
Pulsewidth
0
0
0
60
80
0
60
80
100
100
0
10
80
100
ns min
ns min
ns min
ns max
ns max
ns min
ns max
ns max
ns min
ns min
ns min
ns min
ns max
ns max
RDY
to
CS
Setup Time
CS
Falling Edge to SCLK Active Edge Setup Time
3
SCLK Active Edge to Data Valid Delay
3
DV
DD
= 4.5 V to 5.5 V
DV
DD
= 2.7 V to 3.6 V
CS
Falling Edge to Data Valid Delay
3
DV
DD
= 4.5 V to 5.5 V
DV
DD
= 2.7 V to 3.6 V
SCLK High Pulsewidth
SCLK Low Pulsewidth
CS
Rising Edge to SCLK Inactive Edge Hold Time
3
Bus Relinquish Time after SCLK Inactive Edge
3
t
5A4, 5
t
6
t
7
t
8
t
96
t
10
SCLK Active Edge to
RDY
High
3, 7
Write Operation
t
11
t
12
t
13
t
14
t
15
t
16
0
30
25
100
100
0
ns min
ns min
ns min
ns min
ns min
ns min
CS
Falling Edge to SCLK Active Edge Setup Time
3
Data Valid to SCLK Edge Setup Time
Data Valid to SCLK Edge Hold Time
SCLK High Pulsewidth
SCLK Low Pulsewidth
CS
Rising Edge to SCLK Edge Hold Time
NOTES
1
Sample tested during initial release to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of DV
DD
) and timed from a voltage
level of 1.6 V.
2
See Figures 1 and 2.
3
SCLK active edge is falling edge of SCLK.
4
These numbers are measured with the load circuit of Figure 1 and defined as the time required for the output to cross the V
OL
or V
OH
limits.
5
This specification only comes into play if CS goes low while SCLK is low. It is required primarily for interfacing to DSP machines.
6
These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the load circuit of Figure 1. The measured number is
then extrapolated back to remove effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the true
bus relinquish times of the part and as such are independent of external bus loading capacitances.
7
RDY
returns high after the first read from the device after an output update. The same data can be read again, if required, while
RDY
is high, although care should
be taken that subsequent reads do not occur close to the next output update.
Specifications subject to change without notice.
TO OUTPUT
PIN
50pF
I
SINK
I
SOURCE
(200 A WITH DV
DD
= 5V
100 A WITH DV
DD
= 3V)
1.6V
(1.6mA WITH DV
DD
= 5V
100 A WITH DV
DD
= 3V)
Figure 1. Load Circuit for Timing Characterization
相關(guān)PDF資料
PDF描述
EVAL-AD7718EB 8-/10-Channel, Low Voltage, Low Power, ADCs
EVAL-AD7710EB CAPACITOR 0.1UF CERAMIC 0805
EVAL-AD7711EB CERAMIC CHIP CAPACITOR
EVAL-AD7712EB 0.1UF 50V +-20% 0805 X7R CERAMIC CAPACITOR
EVAL-AD7713EB CAP CERAMIC 1.0UF 10V 10% X7R 0805 SMD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7708EBZ 功能描述:BOARD EVAL FOR AD7708 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7709EB 制造商:Analog Devices 功能描述:EVAL KIT FOR 16BIT- ADC W/ SWITABLE CURRENT SOURCES - Bulk
EVAL-AD7710EB 制造商:AD 制造商全稱:Analog Devices 功能描述:Signal Conditioning ADC
EVAL-AD7711EB 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Signal Conditioning ADC with RTD Excitation Currents
EVAL-AD7712EB 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Signal Conditioning ADC