參數(shù)資料
型號: EVAL-AD767XCB
廠商: Analog Devices, Inc.
英文描述: Evaluation Board AD766X/AD767X
中文描述: 評估板AD766X/AD767X
文件頁數(shù): 4/15頁
文件大小: 1841K
代理商: EVAL-AD767XCB
REV. PrK
EVAL-AD766XCB/AD767XCB
–4–
PRELIMINARY TECHNICAL DATA
Table III. EVAL-AD766XCB/AD767XCB Test Points
Test Point
Available Signal
TP1
TP2
TP3
TP4
TP5
TP6
TP7
TP8
TP9
TP10
TP11
TP12
TP13
TP14
TP15
TP16
DGND Digital ground
DGND Digital ground
SIG+
ADC Analog input
AGND Analog ground close to SIG+
REF
ADC Reference input
BUSY
ADC BUSY signal
ADC
signal
ADC
signal
AGND Analog ground close to REF
ADC
F
SYNC
MCLK divided by 2
OVDD ADC digital output supply
DVDD ADC digital core supply
VANA1 ADC analog supply
AGND Analog ground close to SIG-
SIG-
ADC Analog input
signal
Table IV. Component values Vs. Input ranges ( AD7660 )
Input range
R1
R3
R6
R7
± 10V
± 5V
0 to -5V
8k 1k
8k 2k
8k 8k
8k
6.67k
0
10k
10k
none
Table V. Component values Vs. Input ranges ( AD7664 )
Input range
R1
R3
R6
R7
± 10V
± 5V
0 to -5V
2k 250
2k 500
1k 1k
8k
6.67k
0
10k
10k
none
Jumper
Designation with the control
board ( Factory
settings)
Default position
Function
TABLE II. JUMPER DESCRIPTION
JP13
A, U3 side
Selection of IMPULSE. When the button of the switch is close to J4 connector
( not A position ), the ADC uses the IMPULSE mode which is the mode with the
lowest power dissipation. With the AD7660, JP13 is a spare switch.
JP14
A, U3 side
TEST1. For factory use only and it is pull down.
JP15
A, U3 side
TEST0. For factory use only and it is pull down.
JP16
A, U3 side
Selection of EXT/
the switch is close to J4 connector ( not A position ) and when the serial reading
mode is selected, the data are read with an external serial clock SCLK generated from
the master clock MCLK otherwise the data are read with the ADC serial clock. When
external serial clock reading mode is selected, MCLK has to be fast enough to be able
the read the data properly as explained in the AD766X data sheet. JP16 has no use in
parallel reading mode.
( use of external or internal serial clock ). When the button of
JP17
A, U3 side
Selection of INVSYNC ( SYNC active level ). When the button of the switch is close
to J4 connector ( not A position ) and when the master serial reading mode is se
lected, the SYNC signal is active Low. JP17 has no use in parallel reading mode or
slave serial reading mode.
JP18
A, U3 side
Selection of INVSCLK ( SCLK active edge ). When the button of the switch is close
to J4 connector ( not A position ) and when the serial reading mode is selected,
INVSCLK is high. JP18 has no use in parallel reading mode.
JP19
not A
Selection of
otherwise the on-board
the on-board
signal. When JP19 is in position A, the signal on J3 is used
generation is used. MCLK signal is used to generate
signal.
JP20
not A
Selection of REF signal. When JP20 is in position A, the REF is buffered. When
JP20 is not in position A, the REF is not buffered.
相關(guān)PDF資料
PDF描述
EVAL-AD7668CB Evaluation Board AD766X/AD767X
EVAL-AD7650CB Evaluation Board AD766X/AD767X
EVAL-AD7662CB Evaluation Board AD766X/AD767X
EVAL-AD7663CB Evaluation Board AD766X/AD767X
EVAL-AD7671CB Evaluation Board AD766X/AD767X
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7682CBZ 制造商:Analog Devices 功能描述:EVAL BOARD 4 CH 250KSPS 16BIT ADC IC - Bulk
EVAL-AD7682EDZ 功能描述:BOARD EVAL AD7682 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標準):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7683CB 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 100 kSPS PulSAR ADC in MSOP/QFN
EVAL-AD7683CBZ 制造商:Analog Devices 功能描述:EVAL BOARD 18BIT 100ksps I.C.
EVAL-AD7683SDZ 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 EVAL BOARD 18BIT 100ksps I.C. RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V