- 鎮ㄧ従(xi脿n)鍦ㄧ殑浣嶇疆锛�璨疯常IC缍�(w菐ng) > PDF鐩寗17052 > EVAL-AD7324CBZ (Analog Devices Inc)BOARD EVALUATION FOR AD7324CBZ PDF璩囨枡涓嬭級
鍙冩暩(sh霉)璩囨枡
| 鍨嬭櫉锛� | EVAL-AD7324CBZ |
| 寤犲晢锛� | Analog Devices Inc |
| 鏂囦欢闋佹暩(sh霉)锛� | 5/37闋� |
| 鏂囦欢澶�?銆�?/td> | 0K |
| 鎻忚堪锛� | BOARD EVALUATION FOR AD7324CBZ |
| 妯欐簴鍖呰锛� | 1 |
| 绯诲垪锛� | iCMOS® |
| ADC 鐨勬暩(sh霉)閲忥細 | 1 |
| 浣嶆暩(sh霉)锛� | 12 |
| 閲囨ǎ鐜囷紙姣忕锛夛細 | 1M |
| 鏁�(sh霉)鎿�(j霉)鎺ュ彛锛� | 涓茶 |
| 杓稿叆鑼冨湇锛� | ±10 V |
| 鍦ㄤ互涓嬫浠朵笅鐨勯浕婧愶紙妯欐簴锛夛細 | 30mW @ 1MSPS |
| 宸ヤ綔婧害锛� | -40°C ~ 85°C |
| 宸茬敤 IC / 闆朵欢锛� | AD7324 |
| 宸蹭緵鐗╁搧锛� | 鏉� |
| 鐩搁棞鐢�(ch菐n)鍝侊細 | AD7324BRUZ-REEL-ND - IC ADC 12BIT+SAR 4CHAN 16-TSSOP AD7324BRUZ-REEL7-ND - IC ADC 12BIT+ SAR 4CHAN 16TSSOP AD7324BRUZ-ND - IC ADC 12BIT+ SAR 4CHAN 16TSSOP |
绗�1闋�绗�2闋�绗�3闋�绗�4闋�鐣跺墠绗�5闋�绗�6闋�绗�7闋�绗�8闋�绗�9闋�绗�10闋�绗�11闋�绗�12闋�绗�13闋�绗�14闋�绗�15闋�绗�16闋�绗�17闋�绗�18闋�绗�19闋�绗�20闋�绗�21闋�绗�22闋�绗�23闋�绗�24闋�绗�25闋�绗�26闋�绗�27闋�绗�28闋�绗�29闋�绗�30闋�绗�31闋�绗�32闋�绗�33闋�绗�34闋�绗�35闋�绗�36闋�绗�37闋�
AD7324
Data Sheet
Rev. B | Page 12 of 36
8k
0
鈥�3
CODE
NUMBER
O
F
O
C
CUR
E
N
CES
7k
6k
5k
4k
3k
2k
1k
鈥�2
鈥�1
0
1
2
3
VCC =5V
VDD/VSS = 卤12V
RANGE = 卤10V
10k SAMPLES
TA = 25掳C
023
1201
7600
1165
11
0
0
4864-
014
Figure 16. Histogram of Codes, Single-Ended Mode
鈥�50
鈥�100
0
RIPPLE FREQUENCY (kHz)
CM
R
(
d
B)
鈥�55
鈥�60
鈥�65
鈥�70
鈥�75
鈥�80
鈥�85
鈥�90
鈥�95
200
400
600
800
1000
1200
DIFFERENTIAL MODE
FIN = 50kHz
VDD/VSS = 卤12V
fS = 1MSPS
TA = 25掳C
VCC =5V
VCC =3V
0
4864
-055
Figure 17. CMRR vs. Common-Mode Ripple Frequency
2.0
鈥�2.0
卤VDD/VSS SUPPLY VOLTAGE (V)
DN
L
ERRO
R
(
L
SB)
1.5
1.0
0.5
0
鈥�0.5
鈥�1.0
鈥�1.5
57
9
11
13
15
17
19
卤5V RANGE
VCC =VDRIVE =5V
INTERNAL REFERENCE
SINGLE-ENDED MODE
DNL = 750kSPS
DNL = 500kSPS
DNL = 1MSPS
04864-
049
Figure 18. DNL Error vs. Supply Voltage at 500 kSPS, 750 kSPS, and 1 MSPS
2.0
鈥�2.0
卤VDD/VSS SUPPLY VOLTAGE (V)
IN
L
ER
R
O
R
(L
SB
)
1.5
1.0
0.5
0
鈥�0.5
鈥�1.0
鈥�1.5
57
9
11
13
15
17
19
卤5V RANGE
VCC =VDRIVE =5V
INTERNAL REFERENCE
SINGLE-ENDED MODE
INL = 750kSPS
INL = 500kSPS
INL = 1MSPS
INL = 750kSPS
INL = 500kSPS
INL = 1MSPS
04864-
050
Figure 19. INL Error vs. Supply Voltage at 500 kSPS, 750 kSPS, and 1 MSPS
鈥�50
鈥�100
0
1200
SUPPLY RIPPLE FREQUENCY (kHz)
PS
R
(
d
B)
鈥�55
鈥�60
鈥�65
鈥�70
鈥�75
鈥�80
鈥�85
鈥�90
鈥�95
200
400
600
800
1000
100mV p-p SINE WAVE ON EACH SUPPLY
NO DECOUPLING
SINGLE-ENDED MODE
fS =1MSPS
VCC =5V
VCC =3V
VDD =12V
VSS = 鈥�12V
048
64-
0
54
Figure 20. PSRR vs. Supply Ripple Frequency Without Supply Decoupling
10
1000
ANALOG INPUT FREQUENCY (kHz)
TH
D
(
d
B
)
100
鈥�50
鈥�55
鈥�60
鈥�65
鈥�70
鈥�75
鈥�80
鈥�85
鈥�90
鈥�95
VCC =VDRIVE =5V
VDD/VSS = 卤12V
TA =25掳C
INTERNAL REFERENCE
RANGE = 卤10V AND 卤2.5V
RIN =50,
卤2.5V RANGE
RIN =50,
卤10V RANGE
RIN = 100,
卤2.5V RANGE
RIN = 1000,
卤2.5V RANGE
RIN = 2000,
卤2.5V RANGE
RIN = 4700,
卤2.5V RANGE
RIN = 2000, 卤10V RANGE
RIN = 1000,卤10V RANGE
RIN =100, 卤10V RANGE
04864-
015
Figure 21. THD vs. Analog Input Frequency for Various Source Impedances,
True Differential Mode
鐩搁棞PDF璩囨枡 |
PDF鎻忚堪 |
|---|---|
| EVAL-AD7323CBZ | BOARD EVALUATION FOR AD7323CBZ |
| VI-B6N-EY | CONVERTER MOD DC/DC 18.5V 50W |
| ABC07DREF | CONN EDGECARD 14POS .100 EYELET |
| ECC50DJWN | CONN EDGECARD 100POS .100X.200 |
| VI-B6M-EY | CONVERTER MOD DC/DC 10V 50W |
鐩搁棞浠ｇ悊鍟�/鎶€琛撳弮鏁�(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
|---|---|
| EVAL-AD7327CB | 鍒堕€犲晢:AD 鍒堕€犲晢鍏ㄧū:Analog Devices 鍔熻兘鎻忚堪:500 kSPS, 8-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC |
| EVAL-AD7327CBZ | 鍔熻兘鎻忚堪:BOARD EVALUATION FOR AD7327 RoHS:鏄� 椤炲垾:绶ㄧ▼鍣�锛岄枊鐧�(f膩)绯荤当(t菕ng) >> 瑭曚及鏉� - 妯℃暩(sh霉)杞夋彌鍣� (ADC) 绯诲垪:iCMOS® 鐢�(ch菐n)鍝佸煿瑷撴ā濉�:Obsolescence Mitigation Program 妯欐簴鍖呰:1 绯诲垪:- ADC 鐨勬暩(sh霉)閲�:1 浣嶆暩(sh霉):12 閲囨ǎ鐜囷紙姣忕锛�:94.4k 鏁�(sh霉)鎿�(j霉)鎺ュ彛:USB 杓稿叆鑼冨湇:±VREF/2 鍦ㄤ互涓嬫浠朵笅鐨勯浕婧愶紙妯欐簴锛�:- 宸ヤ綔婧害:-40°C ~ 85°C 宸茬敤 IC / 闆朵欢:MAX11645 宸蹭緵鐗╁搧:鏉匡紝杌熶欢 |
| EVAL-AD7327SDZ | 鍔熻兘鎻忚堪:BOARD EVAL FOR AD7327SDZ RoHS:鍚� 椤炲垾:绶ㄧ▼鍣�锛岄枊鐧�(f膩)绯荤当(t菕ng) >> 瑭曚及鏉� - 妯℃暩(sh霉)杞夋彌鍣� (ADC) 绯诲垪:* 鐢�(ch菐n)鍝佸煿瑷撴ā濉�:Obsolescence Mitigation Program 妯欐簴鍖呰:1 绯诲垪:- ADC 鐨勬暩(sh霉)閲�:1 浣嶆暩(sh霉):12 閲囨ǎ鐜囷紙姣忕锛�:94.4k 鏁�(sh霉)鎿�(j霉)鎺ュ彛:USB 杓稿叆鑼冨湇:±VREF/2 鍦ㄤ互涓嬫浠朵笅鐨勯浕婧愶紙妯欐簴锛�:- 宸ヤ綔婧害:-40°C ~ 85°C 宸茬敤 IC / 闆朵欢:MAX11645 宸蹭緵鐗╁搧:鏉�锛岃粺浠� |
| EVAL-AD7328CB | 鍒堕€犲晢:AD 鍒堕€犲晢鍏ㄧū:Analog Devices 鍔熻兘鎻忚堪:8-Channel, Software-Selectable True Bipolar Input, 12-Bit Plus Sign ADC |
| EVAL-AD7328SDZ | 鍔熻兘鎻忚堪:BOARD EVAL FOR AD7328 RoHS:鏄� 椤炲垾:绶ㄧ▼鍣�锛岄枊鐧�(f膩)绯荤当(t菕ng) >> 瑭曚及鏉� - 妯℃暩(sh霉)杞夋彌鍣� (ADC) 绯诲垪:iCMOS® 鐢�(ch菐n)鍝佸煿瑷撴ā濉�:Obsolescence Mitigation Program 妯欐簴鍖呰:1 绯诲垪:- ADC 鐨勬暩(sh霉)閲�:1 浣嶆暩(sh霉):12 閲囨ǎ鐜囷紙姣忕锛�:94.4k 鏁�(sh霉)鎿�(j霉)鎺ュ彛:USB 杓稿叆鑼冨湇:±VREF/2 鍦ㄤ互涓嬫浠朵笅鐨勯浕婧愶紙妯欐簴锛�:- 宸ヤ綔婧害:-40°C ~ 85°C 宸茬敤 IC / 闆朵欢:MAX11645 宸蹭緵鐗╁搧:鏉�锛岃粺浠� |
鐧�(f膩)甯冪穵鎬ラ噰璩�锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京銆�
