- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17030 > EVAL-AD5590EBZ (Analog Devices Inc)BOARD EVAL FOR AD5590 PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-AD5590EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 21/44頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD5590 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 1M |
| 數(shù)據(jù)接口： | 串行 |
| 輸入范圍： | 2 Vpp |
| 在以下條件下的電源（標(biāo)準(zhǔn)）： | 12.5mW @ 1MSPS，5V |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD5590 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD5590
Rev. A | Page 28 of 44
ADC Transfer Function
The output coding of the ADC is either straight binary or twos
complement, depending on the status of the LSB (range bit) in
the ADC control register. The designed code transitions occur
midway between successive LSB values (that is, 1 LSB, 2 LSBs,
and so on). The LSB size is equal to VREFA/4096. The ideal transfer
characteristic for the ADC when straight binary coding is selected
is shown in Figure 57.
111...111
111...110
111...000
000...010
011...111
000...001
000...000
0V
1LSB
+VREF – 1LSB
1LSB = VREF/4096
VREF IS EITHER VREFA OR 2 × VREFA
ANALOG INPUT
0
76
91
-0
57
Figure 57. Straight Binary Transfer Characteristic
011...111
011...110
000...001
000...000
111...111
100...010
100...001
100...000
+VREFA – 1LSB
–VREFA + 1LSB
1LSB = 2 × VREFA/4096
VREFA – 1LSB
ANALOG INPUT
AD
C
CO
DE
0
769
1-
0
58
Figure 58. Twos Complement Transfer Characteristic with
VREFA ± VREFA Input Range
Analog Input Selection
Any one of 16 analog input channels can be selected for conversion
by programming the multiplexer with the ADD3 to ADD0
address bits in the ADC control register. The channel configura-
tions are shown in Table 23. The ADC can also be configured to
automatically cycle through a number of channels as selected.
The sequencer feature is accessed via the SEQ and shadow bits
in the ADC control register (see Table 21). The ADC can be
programmed to continuously convert on a selection of channels
in ascending order. The analog input channels to be converted
on are selected through programming the relevant bits in the
shadow register (see Table 26). The next serial transfer then acts
on the sequence programmed by executing a conversion on the
lowest channel in the selection.
The next serial transfer results in a conversion on the next
highest channel in the sequence, and so on. It is not necessary
to write to the ADC control register once a sequencer operation
has been initiated. The write bit must be set to 0 to ensure
the ADC control register is not accidentally overwritten, or
the sequence operation interrupted. If the ADC control register
is written to at any time during the sequence, then it must be
ensured that the SEQ and shadow bits are set to 1 and 0,
respectively to avoid interrupting the automatic conversion
sequence. This pattern continues until the ADC is written to
and the SEQ and shadow bits are configured with any bit
combination except 1, 0. On completion of the sequence, the
ADC sequencer returns to the first selected channel in the shadow
register and commence the sequence again if uninterrupted.
Rather than selecting a particular sequence of channels, a number
of consecutive channels beginning with Channel 0 can also be
programmed via the control register alone, without needing
to write to the shadow register. This is possible if the SEQ and
shadow bits are set to 1, 1. The channel address bits, ADD3
through ADD0, then determine the final channel in the consec-
utive sequence. The next conversion is on Channel 0, then
Channel 1, and so on until the channel selected via the ADD3
through ADD0 address bits is reached. The cycle begins again
on the next serial transfer provided the write bit is set to low
or, if high, that the SEQ and shadow bits are set to 1, 0; then,
the ADC continues its preprogrammed automatic sequence
uninterrupted. Regardless of which channel selection method
is used, the 16-bit word output from the ADC during each
conversion always contains the channel address that the conver-
sion result corresponds to, followed by the 12-bit conversion
result (see the Serial Interface section).
Digital Inputs
The digital inputs applied to the ADC are not limited by the
maximum ratings that limit the analog inputs. Instead, the
digital inputs applied can go to 7 V and are not restricted
by the ADCVDD + 0.3 V limit found on the analog inputs.
Another advantage of ASCLK, ADIN, and ASYNC not being
restricted by the ADCVDD + 0.3 V limit is the fact that power
supply sequencing issues are avoided. If ASYNC, ADIN, or
ASCLK is applied before ADCVDD, there is no risk of latch-up
as there would be on the analog inputs if a signal greater than
0.3 V was applied prior to ADCVDD.
VDRIVE
The ADC has the VDRIVE feature, which controls the voltage at
which the serial interface operates. VDRIVE allows the ADC to
easily interface to both 3 V and 5 V processors. For example, if
the ADC is operated with a VDD of 5 V, the VDRIVE pin could be
powered from a 3 V supply. The ADC has better dynamic perfor-
mance with a VDD of 5 V while still being able to interface to 3 V
processors. Care should be taken to ensure that VDRIVE does not
Ratings section).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-AD7657-1EDZ | BOARD EVAL CONTROL AD7657-1 |
| VI-B71-EY | CONVERTER MOD DC/DC 12V 50W |
| PCMC135T-1R0MF | COIL 1.0 UH POWER CHOKE 20% SMD |
| SDR0703-680KL | INDUCTOR POWER 68UH SMD |
| EVAL-AD7656-1EDZ | BOARD EVAL CONTROL AD7656-1 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD5620EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Single, 12-/14-/16-Bit nanoDAC with 5 ppm/C On-Chip Reference in SOT-23 |
| EVAL-AD5620EBZ | 功能描述:EVAL BOARD FOR AD5620 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:nanoDAC™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5621EBZ | 功能描述:BOARD EVALUATION FOR AD5621 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:nanoDAC™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5629REBRZ | 功能描述:BOARD EVAL FOR AD5629 TSSOP RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:denseDAC 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5629RSDZ | 功能描述:BOARD EVAL FOR AD5629 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:denseDAC 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。