參數(shù)資料
型號(hào): EVAL-AD5361EBZ
廠(chǎng)商: Analog Devices Inc
文件頁(yè)數(shù): 15/29頁(yè)
文件大?。?/td> 0K
描述: BOARD EVAL FOR AD5361
產(chǎn)品培訓(xùn)模塊: DAC Architectures
標(biāo)準(zhǔn)包裝: 1
DAC 的數(shù)量: 16
位數(shù): 14
采樣率(每秒): 540k
數(shù)據(jù)接口: 串行
設(shè)置時(shí)間: 20µs
DAC 型: 電壓
工作溫度: -40°C ~ 85°C
已供物品: 板,CD
已用 IC / 零件: AD5361
相關(guān)產(chǎn)品: AD5361BSTZ-REEL-ND - IC DAC 14BIT 16CH SERIAL 52-LQFP
AD5361BSTZ-ND - IC DAC 14BIT 16CH SERIAL 56LQFP
AD5361BCPZ-REEL7-ND - IC DAC 14BIT 16CH SERIAL 56LFCSP
AD5361BCPZ-ND - IC DAC 14BIT 16CH SERIAL 56LFCSP
AD5360/AD5361
Rev. A | Page 21 of 28
SERIAL INTERFACE
The AD5360/AD5361 contain a high speed SPI operating at
clock frequencies up to 50 MHz (20 MHz for read operations).
To minimize both the power consumption of the device and
on-chip digital noise, the interface powers up fully only when
the device is being written to, that is, on the falling edge of
SYNC. The serial interface is 2.5 V LVTTL-compatible when
operating from a 2.5 V to 3.6 V DVCC supply. It is controlled by
four pins: SYNC (frame synchronization input), SDI (serial data
input), SCLK (clocking of data in and out of the device), and
SDO (serial data output for data readback).
SPI WRITE MODE
The AD5360/AD5361 allow writing of data via the serial inter-
face to every register directly accessible to the serial interface,
which are all registers except the X2A, X2B, and DAC registers.
The X2A and X2B registers are updated when writing to the
X1A, X1B, M, and C registers, and the DAC registers are
updated by LDAC. The serial word (see
or
)
is 24 bits long; 16 or 14 of these bits are data bits, six bits are
address bits, and two bits are mode bits that determine what
is done with the data. Two bits are reserved on the AD5361.
The serial interface works with both a continuous and a burst
(gated) serial clock. Serial data applied to SDI is clocked into
the AD5360/AD5361 by clock pulses applied to SCLK. The first
falling edge of SYNC starts the write cycle. At least 24 falling
clock edges must be applied to SCLK to clock in 24 bits of data,
before SYNC is taken high again. If SYNC is taken high before
the 24th falling clock edge, the write operation is aborted.
If a continuous clock is used, SYNC must be taken high before
the 25th falling clock edge. This inhibits the clock within the
AD5360/AD5361. If more than 24 falling clock edges are
applied before SYNC is taken high again, the input data is
corrupted. If an externally gated clock of exactly 24 pulses is
used, SYNC may be taken high any time after the 24th falling
clock edge.
The input register addressed is updated on the rising edge of
SYNC. For another serial transfer to take place, SYNC must be
taken low again.
Table 10. AD5360 Serial Word Bit Assignation
I23
I22
I21
I20
I19
I18
I17
I16
I15
I14
I13
I12
I11
I10
I9
I8
I7
I6
I5
I4
I3
I2
I1
I0
M1
M0
A5
A4
A3
A2
A1
A0
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
Table 11. AD5361 Serial Word Bit Assignation
I23
I22
I21
I20
I19
I18
I17
I16
I15
I14
I13
I12
I11
I10
I9
I8
I7
I6
I5
I4
I3
I2
I11
I01
M1
M0
A5
A4
A3
A2
A1
A0
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
0
1 I1 and I0 are reserved for future use and should be 0 when writing the serial word. These bits read back as 0.
相關(guān)PDF資料
PDF描述
V300C2E50BF3 CONVERTER MOD DC/DC 2V 50W
0210490910 CABLE JUMPER 1.25MM .178M 21POS
V24C5E125BL2 CONVERTER MOD DC/DC 5V 125W
EVAL-AD5433EBZ BOARD EVAL FOR AD5433
HCC08DRES-S13 CONN EDGECARD 16POS .100 EXTEND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD5361EBZ1 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:16-Channel, 16-/14-Bit, Serial Input, Voltage-Output DAC
EVAL-AD5362EBZ 功能描述:BOARD EVAL FOR AD5362 RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5363EBZ 功能描述:BOARD EVALUATION FOR AD5363 RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5370EBZ 功能描述:BOARD EVALUATION FOR AD5370 RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5371EBZ 功能描述:BOARD EVAL FOR AD5371 RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581