- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄93439 > ERRATA ST10F280 - ERRATA SHEET REVISION AB - FEB 2002 PDF資料下載
參數(shù)資料
| 型號： | ERRATA |
| 英文描述： | ST10F280 - ERRATA SHEET REVISION AB - FEB 2002 |
| 中文描述： | ST10F280 -勘誤表修訂本抗體- 2002年2月 |
| 文件頁數(shù)： | 1/4頁 |
| 文件大?。?/td> | 31K |
| 代理商： | ERRATA |
1/4
February 2002
1 - DESCRIPTION
This errata sheet describes the functional and electrical problems known in the revision AB of the
ST10F280-AB engineering samples.
The ST10F280-AB engineering samples marked as EAB-xxxx are not completely tested in all electrical
and functional characteristics and should be used for functional evaluation only.
Test conditions for these engineering samples are:
– TA
Room Temperature (25°C)
– Vcc
5.0V ±10%
– Fosc
40MHz, PLL disabled, direct drive (fCPU = 40MHz)
2 - FUNCTIONAL PROBLEMS
The following malfunctions are known in this step:
2.1 - PWRDN.1 - Execution of PWRDN Instruction
When instruction PWRDN is executed while pin NMI is at a high level (if PWRDCFG bit is clear in
SYSCON register) or while at least one of the port 2 pins used to exit from power-down mode (if PWRD-
CFG bit is set in SYSCON register) is at the active level, power down mode is not entered, and the
PWRDN instruction is ignored.
However, under the conditions described below, the PWRDN instruction is not ignored, and no further
instructions are fetched from external memory, i.e. the CPU is in a quasi-idle state.
This problem only occurs in the following situations:
a) The instructions following the PWRDN instruction are located in an external memory, and a multi-
plexed bus configuration with memory tristate waitstate (bit MT-TCx = 0) is used.
Or
b) The instruction preceeding the PWRDN instruction writes to external memory or an XPeripheral
(XRAM,CAN), and the instructions following the PWRDN instruction are located in external memory.
In this case, the problem occurs for any bus configuration.
Note: The on-chip peripherals are still working correctly, in particular the Watchdog Timer, if not disabled,
resets the device upon an overflow. Interrupts and PEC transfers, however, cannot be processed. In case
NMI is asserted low while the device is in this quasi-idle state, power-down mode is entered.
No problem occurs if the NMI pin is low (if PWRDCFG = 0) or if all P2 pins used to exit from power-down
mode are at inactive level (if PWRDCFG = 1): the chip normally enters powerdown mode.
Workaround:
Ensure that no instruction that writes to external memory or an XPeripheral preceeds the PWRDN
instruction, otherwise insert a NOP instruction in front of PWRDN. When a multiplexed bus with memory
tristate wait state is used, the PWRDN instruction must be executed from internal RAM or XRAM.
ST10F280-AB
16-Bit MCU with 512K Byte FLASH and 18K Byte RAM Memories
This is advance information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
ERRATA SHEET
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ES-2-10 | E-Series 2-Way 0?Power Divider 5500 MHz |
| ES-2-10TR | E-Series 2-Way 0?Power Divider 5500 MHz |
| ES-2-1-75 | E-Series 2-Way 0?Power Divider 0.25300 MHz |
| ES-2-1W | E-Series 2-Way 0?Power Divider 1650 MHz |
| ES-2-1WTR | E-Series 2-Way 0?Power Divider 1650 MHz |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ERROR | 制造商:EXTECH-FLIR COMMERCIAL SYSTEMS 功能描述:Error |
| ERROR42 | 制造商:C&K Components 功能描述: |
| ERS.0S.303.CLL | 制造商:LEMO connectors 功能描述: |
| ERS01A-P | 功能描述:線性和開關(guān)式電源 8W +5 -12 -12VDC RoHS:否 制造商:TDK-Lambda 產(chǎn)品:Switching Supplies 開放式框架/封閉式:Enclosed 輸出功率額定值:800 W 輸入電壓:85 VAC to 265 VAC 輸出端數(shù)量:1 輸出電壓（通道 1）:20 V 輸出電流（通道 1）:40 A 商用/醫(yī)用: 輸出電壓（通道 2）: 輸出電流（通道 2）: 安裝風(fēng)格:Rack 長度: 寬度: 高度: |
| ERS03A-P | 功能描述:線性和開關(guān)式電源 8W +5 +12 -5VDC RoHS:否 制造商:TDK-Lambda 產(chǎn)品:Switching Supplies 開放式框架/封閉式:Enclosed 輸出功率額定值:800 W 輸入電壓:85 VAC to 265 VAC 輸出端數(shù)量:1 輸出電壓（通道 1）:20 V 輸出電流（通道 1）:40 A 商用/醫(yī)用: 輸出電壓（通道 2）: 輸出電流（通道 2）: 安裝風(fēng)格:Rack 長度: 寬度: 高度: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。