參數(shù)資料
型號: EPM7032AETI44-7N
廠商: Altera
文件頁數(shù): 64/64頁
文件大小: 0K
描述: IC MAX 7000 CPLD 32 44-TQFP
產(chǎn)品變化通告: Bond Wire Change 4/Sept/2008
標(biāo)準(zhǔn)包裝: 480
系列: MAX® 7000A
可編程類型: 系統(tǒng)內(nèi)可編程
最大延遲時間 tpd(1): 7.5ns
電壓電源 - 內(nèi)部: 3 V ~ 3.6 V
邏輯元件/邏輯塊數(shù)目: 2
宏單元數(shù): 32
門數(shù): 600
輸入/輸出數(shù): 36
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 44-TQFP
供應(yīng)商設(shè)備封裝: 44-TQFP(10x10)
包裝: 托盤
產(chǎn)品目錄頁面: 604 (CN2011-ZH PDF)
其它名稱: 544-2000
EPM7032AETI44-7N-ND
Altera Corporation
9
MAX 7000A Programmable Logic Device Data Sheet
For registered functions, each macrocell flipflop can be individually
programmed to implement D, T, JK, or SR operation with programmable
clock control. The flipflop can be bypassed for combinatorial operation.
During design entry, the designer specifies the desired flipflop type; the
Altera software then selects the most efficient flipflop operation for each
registered function to optimize resource utilization.
Each programmable register can be clocked in three different modes:
Global clock signal. This mode achieves the fastest clock-to-output
performance.
Global clock signal enabled by an active-high clock enable. A clock
enable is generated by a product term. This mode provides an enable
on each flipflop while still achieving the fast clock-to-output
performance of the global clock.
Array clock implemented with a product term. In this mode, the
flipflop can be clocked by signals from buried macrocells or I/O pins.
Two global clock signals are available in MAX 7000A devices. As shown
in Figure 1, these global clock signals can be the true or the complement of
either of the global clock pins, GCLK1 or GCLK2.
Each register also supports asynchronous preset and clear functions. As
shown in Figure 2, the product-term select matrix allocates product terms
to control these operations. Although the product-term-driven preset and
clear from the register are active high, active-low control can be obtained
by inverting the signal within the logic array. In addition, each register
clear function can be individually driven by the active-low dedicated
global clear pin (GCLRn). Upon power-up, each register in a MAX 7000AE
device may be set to either a high or low state. This power-up state is
specified at design entry. Upon power-up, each register in EPM7128A and
EPM7256A devices are set to a low state.
All MAX 7000A I/O pins have a fast input path to a macrocell register.
This dedicated path allows a signal to bypass the PIA and combinatorial
logic and be clocked to an input D flipflop with an extremely fast (as low
as 2.5 ns) input setup time.
相關(guān)PDF資料
PDF描述
MAX15007BATT+T IC REG LDO 5V 50MA 6-TDFN
TPSE686M025R0125 CAP TANT 68UF 25V 20% 2917
EMC06DRYS CONN EDGECARD 12POS DIP .100 SLD
EPM7032AETI44-7 IC MAX 7000 CPLD 32 44-TQFP
EPM3064ATI100-10 IC MAX 3000A CPLD 64 100-TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPM7032B 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Programmable Logic Device
EPM7032BLC44-3 功能描述:IC MAX 7000 CPLD 32 44-PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - CPLD(復(fù)雜可編程邏輯器件) 系列:MAX® 7000B 標(biāo)準(zhǔn)包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP(28x28) 包裝:托盤
EPM7032BLC44-5 制造商:Rochester Electronics LLC 功能描述: 制造商:Altera Corporation 功能描述:
EPM7032BLC44-7 制造商:Rochester Electronics LLC 功能描述: 制造商:Altera Corporation 功能描述:
EPM7032BTC44-3 制造商:Altera Corporation 功能描述:IC MAX