- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97926 > EPF10K100EBC356-1 Field Programmable Gate Array (FPGA) PDF資料下載
參數(shù)資料
| 型號(hào)： | EPF10K100EBC356-1 |
| 英文描述： | Field Programmable Gate Array (FPGA) |
| 中文描述： | 現(xiàn)場(chǎng)可編程門陣列（FPGA） |
| 文件頁數(shù)： | 19/120頁 |
| 文件大?。?/td> | 1901K |
| 代理商： | EPF10K100EBC356-1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁
Altera Corporation
115
FLEX 10KE Embedded Programmable Logic Family Data Sheet
Notes to tables:
(1)
All pins that are not listed are user I/O pins.
(2)
All FineLine BGA packages support SameFrame pin migration to allow migration from one package to another. The
MAX+PLUS II software performs this function automatically when future migration is set.
(3)
This pin is a dedicated pin and is not available as a user I/O pin.
(4)
This pin can be used as a user I/O pin if it is not used for its device-wide or configuration function.
(5)
This pin can be used as a user I/O pin after configuration.
(6)
This pin is tri-stated in user mode.
(7)
This pin drives the ClockLock and ClockBoost circuitry.
(8)
This pin shows the status of the ClockLock and ClockBoost circuitry. When the ClockLock and ClockBoost circuitry
is locked to the incoming clock and generates an internal clock, LOCK is driven high. LOCK remains high if a periodic
clock stops clocking. The LOCK function is optional; if the LOCK output is not used, this pin is a user I/O pin.
(9)
This pin is the power or ground for the ClockLock and ClockBoost circuitry. To ensure noise resistance, the power
and ground supply to the ClockLock and ClockBoost circuitry should be isolated from the power and ground to the
rest of the device. If the ClockLock or ClockBoost circuitry is not used, this power or ground pin should be
connected to VCCINT or GND, respectively.
(10) When using the EPF10K100B device, connect this pin to VCCINT.
(11) When using the EPF10K100B device, connect this pin to GNDINT.
(12) The user I/O pin count includes dedicated input pins, dedicated clock pins, and all I/O pins.
Table 90 shows pin compatibility between different FLEX 10KE devices.
Notes:
(1)
All FineLine BGA packages support SameFrame pin migration to allow migration from one package to another. The
MAX+PLUS II software automatically avoids conflicting pins when future migration is set.
(2)
Devices in the same package are pin-compatible and have the same number of I/O pins.
(3)
Devices in the same package are pin-compatible, although some devices have more I/O pins than others. When
planning device migration, use the I/O pins that are common to all devices. The MAX+PLUS II software
versions 9.1 and higher provide features to help use only the common pins.
(4)
This option will be supported with a 484-pin FineLine BGA package. By using SameFrame pin migration, all
FineLine BGA packages are pin-compatible. For example, a board can be designed to support 256-pin, 484-pin, and
672-pin FineLine BGA packages. The MAX+PLUS II software automatically avoids conflicting pins when future
migration is set.
Table 90. FLEX 10KE Device Pin Compatibility
Device
144-Pin
TQFP
208-Pin
PQFP
240-Pin
PQFP
RQFP
599-Pin
PGA
356-Pin
BGA
600-Pin
BGA
256-Pin
FineLine
BGA
484-Pin
FineLine
BGA
672-Pin
FineLine
BGA
EPF10K30E
EPF10K50E
EPF10K50S
EPF10K100B
EPF10K100E
EPF10K130E
EPF10K200E
EPF10K200S
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EPF10K100EBC356-1DX | ASIC |
| EPF10K100EBC356-1X | Field Programmable Gate Array (FPGA) |
| EPF10K100EBC356-2 | Field Programmable Gate Array (FPGA) |
| EPF10K100EBC356-2DX | ASIC |
| EPF10K100EBC356-2X | Field Programmable Gate Array (FPGA) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EPF10K100EBC356-1DX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC |
| EPF10K100EBC356-1N | 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Flex 10K 624 LABs 274 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| EPF10K100EBC356-1X | 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Flex 10K 624 LABs 274 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| EPF10K100EBC356-2 | 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Flex 10K 624 LABs 274 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| EPF10K100EBC356-2DX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。