參數(shù)資料
型號: EPF10K100BQC208-1DX
英文描述: ASIC
中文描述: 專用集成電路
文件頁數(shù): 83/120頁
文件大?。?/td> 1901K
代理商: EPF10K100BQC208-1DX
Altera Corporation
65
FLEX 10KE Embedded Programmable Logic Family Data Sheet
Notes to tables:
(1)
All timing parameters are described in Tables 24 through 30 in this data sheet.
(2)
These parameters are specified by characterization.
(3)
This parameter is measured without the use of the ClockLock or ClockBoost circuits.
(4)
This parameter is measured with the use of the ClockLock or ClockBoost circuits.
Tables 38 through 44 show EPF10K50E device internal and external
timing parameters.
Table 37. EPF10K30E External Bidirectional Timing Parameters
Symbol
Speed Grade
Unit
-1
-2
-3
Min
Max
Min
Max
Min
Max
tINSUBIDIR (3)
2.8
3.9
5.2
ns
tINHBIDIR (3)
0.0
ns
tINSUBIDIR (4)
3.8
4.9
ns
tINHBIDIR (4)
0.0
ns
tOUTCOBIDIR (3)
2.0
4.9
2.0
5.9
2.0
7.6
ns
tXZBIDIR (3)
6.1
7.5
9.7
ns
tZXBIDIR (3)
6.1
7.5
9.7
ns
tOUTCOBIDIR (4)
0.5
3.9
0.5
4.9
––
ns
tXZBIDIR (4)
5.1
6.5
ns
tZXBIDIR (4)
5.1
6.5
ns
Table 38. EPF10K50E Device LE Timing Microparameters (Part 1 of 2)
Symbol
Speed Grade
Unit
-1
-2
-3
Min
Max
Min
Max
Min
Max
tLUT
0.6
0.9
1.3
ns
tCLUT
0.5
0.6
0.8
ns
tRLUT
0.7
0.8
1.1
ns
tPACKED
0.4
0.5
0.6
ns
tEN
0.6
0.7
0.9
ns
tCICO
0.2
0.3
ns
tCGEN
0.5
0.8
ns
tCGENR
0.2
0.3
ns
tCASC
0.8
1.0
1.4
ns
tC
0.5
0.6
0.8
ns
相關PDF資料
PDF描述
EPF10K100EBC356-1 Field Programmable Gate Array (FPGA)
EPF10K100EBC356-1DX ASIC
EPF10K100EBC356-1X Field Programmable Gate Array (FPGA)
EPF10K100EBC356-2 Field Programmable Gate Array (FPGA)
EPF10K100EBC356-2DX ASIC
相關代理商/技術參數(shù)
參數(shù)描述
EPF10K100BQC208-2 制造商:Rochester Electronics LLC 功能描述:- Bulk
EPF10K100BQC208-2DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K100BQC208-3 制造商:Rochester Electronics LLC 功能描述:- Bulk
EPF10K100BQC208-3DX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPF10K100BQC240-1 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Altera Corporation 功能描述: